## INTEGRATED CIRCUITS AND APPILATIONS LABORATORY MANUAL (ECE - 3 I 8) III/IV ECE SEM - I



By<br>Mr.N.Ramkumar

Dr. V. Rajya Lakshmi
Professor \& HOD, ECE

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Anil Neerukonda Institute of Technology \& Sciences (Autonomous) Sangivalasa-531 162, Bheemunipatnam Mandal, Visakhapatnam District

## Vision of the Institute

ANITS envisions to emerge as a world-class technical institution whose products represent a good blend of technological excellence and the best of human values.

## Mission of the Institute

To train young men and women into competent and confident engineers with excellent communication skills, to face the challenges of future technology changes, by imparting holistic technical education using the best of infrastructure, outstanding technical and teaching expertise and an exemplary work culture, besides molding them into good citizens

## Vision of the Department

To become a centre of excellence in Education, research and produce high quality
Engineers in the field of Electronics and Communication Engineering to face the challenges of future technological changes.

## Mission of the Department

To achieve vision department will
Transform students into valuable resources for industry and society by imparting contemporary technical education.

Develop interpersonal skills and leadership qualities among students by creating an ambience of academic integrity to participate in various professional activities

Create a suitable academic environment to promote research attitude among students.

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Anil Neerukonda Institute of Technology \& Sciences (Autonomous) Sangivalasa-531 162, Bheemunipatnam Mandal, Visakhapatnam District 

## Program Educational Objectives (PEOs):

PEO1 : Graduates excel in their career in the domains of Electronics, Communication and Information Technology.
PEO2 : Graduates will practice professional ethics and excel in professional career through interpersonal skills and leadership qualities.

PEO3 : Graduates demonstrate passion for competence in higher education, research and participate in various professional activities.

Program Outcomes (POs):
Engineering Graduates will be able to:

1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
2. Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
3. Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
4. Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
7. Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
9. Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
10. Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
11. Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

## Program Specific Outcomes (PSOs):

PSO1 : Implement Signal \& Image Processing techniques using modern tools.
PSO2 : Design and analyze Communication systems using emerging techniques.
PSO3 : Solve real time problems with expertise in Embedded Systems.

| INTEGRATED CIRCUITS LABORATORY |  |
| :--- | ---: |
| ECE318 | Credits:2 |
| Instruction: 3 Lab periods | Sessional Marks:50 |
| End Exam: 3 Hours | End Exam Marks:50 |

## COURSE OUTCOMES

At the end of the course student will be able to

1. Design the circuits using op-amps for various applications like Schmitt Trigger, Precision Rectifier, Comparators and three terminal IC 78XX regulator.
2. Design active filters for the given specifications and obtain their frequency response characteristics.
3. Design and analyze multivibrator circuits using op-amp and 555Timer
4. Design and analyze various combinational circuits like multiplexers, and de-multiplexers, binary adder, subractor, etc
5. Design and analyze various sequential circuits like flip-flops, counters etc

## Mapping of Course Outcomes with Program Outcomes:

|  |  | PO |  |  |  |  |  |  |  |  |  |  |  | PSO |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 1 | 2 | 3 |
| CO | 1 | 2 | 2 | 2 | 3 | 1 | - | - | 1 | 1 | 1 |  |  |  |  | 2 |
|  | 2 | 2 | 2 | 2 | 3 | 1 | - | - | 1 | 1 | 1 |  |  |  |  | 2 |
|  | 3 | 2 | 2 | 2 | 3 | 1 | - | - | 1 | 1 | 1 |  |  |  |  | 2 |
|  | 4 | 2 | 2 | 2 | 3 | 1 | - | - | 1 | 1 | 1 |  |  |  |  | 2 |
|  | 5 | 2 | 2 | 2 | 3 | 1 | - | - | 1 | 1 | 1 |  |  |  |  | 2 |

3: high correlation, 2: medium correlation, 1: low correlation

## List of Experiments:

| S.No | List of Experiments | Page No |
| :--- | :--- | :---: |
| 1 | Application of Operational Amplifiers | 01 |
| 2 | Design and testing of Active LPF \& HPF using op-amp | 08 |
| 3 | Design of Schmitt Trigger using op-amp | 18 |
| 4 | Design of Astable multivibrator using a) op amp b) IC555 | 23 |
| 5 | Line and load regulation of three terminal IC Voltage Regulator | 34 |
| 6 | Operation of R-2R ladder DAC and flash type ADC | 39 |
| 7 | Simulation of any 4 Experiments 1, 2, 3, 4, 5 and 6 using Multisim software | - |
| 8 | Minimization and Realization of a given Function using Basic Gates (AND, <br> OR, NOR, NAND,EXOR). | 44 |
| 9 | Design and implementation of code converters using logic gates (i) BCD to <br> excess-3code(ii) Gray to binary | 51 |
| 10 | Design of binary adder and subtractor | 57 |
| 11 | Design and implementation of Multiplexer and De-multiplexer using logic <br> gates | 62 |
| 12 | Implementation and Testing of RS Latch and Flip-flops - D, JK and T | 68 |
| 13 | Design of synchronous counters | 77 |
| 14 | Design of asynchronous counters | 82 |

Note: A student has to perform a minimum of 12 experiments.

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Anil Neerukonda Institute of Technology \& Sciences (Autonomous) Sangivalasa-531 162, Bheemunipatnam Mandal, Visakhapatnam District 

Scheme of Evaluation<br>(INTEGRATED CIRCUITS LABORATORY)

Total marks for each student to evaluate in lab: $\mathbf{1 0 0}$ marks
Total marks for each student to evaluate in lab: 100
Out of 100 marks:

1. External exam Evaluation :50marks
2. Internal Evaluation :50 marks
i. Internal exam : 25marks
ii. Continuous Evaluation : $\mathbf{2 5}$ marks

## 1. Internal Evaluation (50M)

i. Continuous Evaluation(25M)
I. Preparation of Observation - $\mathbf{5 M}$ (The appropriate aim, experimental design, Circuit diagram , selection of components, \& Model Graph)
II. Execution of Experiment/Result - 5M(The procedure of doing experiment, Apparatus usage \& accurate Output(Theoretical \& Practical correlation ), valid Result Statements)
III. Record - 5M (The record submitted in time and with neat \& clear(Writeup,Aim,Appratus,Procedure,Theory), Circuit diagram, Experimental design, Graphs \& valid Result Statements)
IV. Pre lab \& Post lab questions - 5M(The number of questions answered before and after doing the each lab experiment)
V. Attendance ----5M
ii. Internal End Exam - 25M
(Write up - 10M, Performance - 5M , Result/Graph - 5M, Viva - 5M)
2. External exam Evaluation: (50M)
I. Write up -5 M
II. Design /Circuit Diagram - 15M
III. Experiment/Output - 10M
IV. Result/Graph - 10M
V. Viva - 10M

# IC Applications Laboratory Assessment Rubric <br> Rubrics for Linear IC Design experiments 

| Scheme | Excellent (5M) | Good(3M) | Average(2M) | Poor(1M) |
| :---: | :---: | :---: | :---: | :---: |
| Preparation of observation (max:5M) | Maximum marks are given if the appropriate aim, experimental design, Circuit diagram , selection of components, \& Model Graph (Correct in all the aspects) | Maximum marks are given if the appropriate aim, correctexperimental desi gn, Circuit diagram , selection of components, \& Model Graph | Maximum marks are given if the appropriate aim, incorrect experimental design, incorrect Circuit diagram, selection of components, \&incorrect Model Graph | Maximum marks are given if the appropriate aim, experimental design, Circuit diagram , selection of components, \& Model Graph(incorrect in all the aspects) |
| Execution of experiment/Results (max:5M) | Maximum marks are given if the procedure of doing experiment, Apparatus usage \& accurate Output(Theoretical \& Practical correlation ), valid Result Statements (Correct in all the aspects) | Maximum marks are given if the procedure of doing experiment, Apparatus usage\&not accurate <br> Output(Theoretical \& Practical correlation ), valid Result Statements | Maximum marks are given if the procedure of doing experiment, Apparatus <br> usage\&not accurate <br>  <br> Practical correlation <br> ),invalid Result <br> Statements | Maximum marks are given if the procedure of doing experiment, Apparatus usage\& accurate <br> Output(Theoretical \& Practical correlation ), Valid Result Statements (incorrect in all the aspects) |
| Record (max:5M) | Maximum marks are given if the record submitted in time and with neat \& clear(Writeup(Aim,Appratus,Procedure, Theory), Circuit diagram, Experimental design, Graphs \& valid Result Statements) (Correct in all the aspects) | Maximum marks are given if the record submitted in time and without neat \& clear(Writeup(Aim,Appratus,Proced ure,Theory), Circuit diagram, Experimental design, Graphs \& valid Result Statements) | Maximum marks are given if the record submitted in time and without neat \& clear(Writeup(Aim,Appratus,Pro cedure,Theory), <br> Circuit diagram, Experimental design, Graphs \&invalid Result Statements) | Maximum marks are given if the record submitted not in time and without neat \& clear(Writeup(Aim,Appratus,Pro cedure,Theory), <br> Circuit diagram, Experimental design, Graphs \&invalid Result Statements) |
| Pre-lab and Post lab questions(max:5M) | As per the number of questions answered before and after doing the each lab experiment | As per the number of questions not answered before and answered after doing the each lab experiment | As per the number of questions partially answered before and after doing the each lab experiment | As per the number of questions not answered before and after doing the each lab experiment |

## Rubrics for Digital Design experiments

| Scheme | Excellent (5M) | $\boldsymbol{G o o d}(3 \mathrm{M})$ | Average(2M) | Poor(1M) |
| :---: | :---: | :---: | :---: | :---: |
| Preparation observation (max:5M) | Maximum marks are given if the appropriate aim, <br> Logic design,Logic diagram with optimization of gate count, selection of Digital ICs and their Pin Diagram \& Truth Table <br> (Correct in all the aspects) | Maximum marks are given if the appropriate aim, correctlogic design, logic diagram without optimization of gate count , selection of Digital ICs and their Pin Diagram \& Truth Table | Maximum marks are given if the appropriate aim, in correctlogic design, logic diagram without optimization of gate count , selection of Digital ICs and their Pin Diagram \& Truth TableTable | Maximum marks are given if the appropriate aim, logic design, logic diagram ,optimization of gate count, selection of Digital ICs and their Pin Diagram \& Truth Table (incorrect in all the aspects) |
| Execution of experiment/Results (max:5M) | Maximum marks are given if the procedure of doing experiment, selection of components accurate Output(Truth Table <br> Verification),Valid Result Statements(Correct in all the aspects) | Maximum marks are given if the procedure of doing experiment, selection of components \& not accurate Output(Truth <br> Table Verification),valid Result Statements | Maximum marks are given if the procedure of doing experiment, selection of components \& accurate <br> Output(Truth Table Verification),invalid Result Statements | Maximum marks are given if the procedure of doing experiment, selection of components \& accurate Output(Truth Table <br> Verification),Valid Result Statements (incorrect in all the aspects) |
| Record(max:5M) | Maximum marks are given if the record submitted in time and with neat \& clear(Writeup(Aim,Appratus,Proc edure,Theory), Logic diagram, Pin Diagram Design\& Truth Table, valid Result Statements) (Correct in all the aspects) | Maximum marks are given if the record submitted in time and without neat \& clear(Write- <br> up(Aim,Appratus,Procedure, Theory), Logic diagram, Pin Diagram Design\& Truth Table, valid Result Statements) | Maximum marks are given if the record submitted in time and without neat \& clear(Writeup(Aim,Appratus,Pro cedure,Theory), <br> Logic diagram, Pin Diagram Design\& Truth Table, invalid Result Statements) | Maximum marks are given if the record submitted in time and with neat \& clear(Writeup(Aim,Appratus,Proc edure,Theory), Logic diagram, Pin Diagram Design\& Truth Table, valid Result Statements) (incorrect in all the aspects) |
| Pre-lab and Post lab questions(max:5M) | As per the number of questions answered before and after doing the each lab experiment | As per the number of questions not answered before and answered after doing the each lab experiment | As per the number of questions partially answered before and after doing the each lab experiment | As per the number of questions not answered before and after doing the each lab experiment |

Note: Average of cycle I and Cycle II for a maximum of 20Marks

LAB PHOTO


DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Anil Neerukonda Institute of Technology \& Sciences (Autonomous) Sangivalasa-531 162, Bheemunipatnam Mandal, Visakhapatnam District

LIST OF MAJOR EQUIPMENT IN (ANALOG / DIGITAL) COMMUNICATIONLABORATORY

| SL.NO | NAME OF THE EQUIPMENT | MAKE | QUANTITY |
| :---: | :--- | :--- | :---: |
| 1. | 50 MHZ DIGITAL STORAGE <br> OSCILLOSCOPE | TEKTRONICS | 12 |
| 2. | $0-30 V ~ R E G U L A T E D ~ P O W E R ~$ <br> SUPPLY | ITL /FALCON/APLAB | 14 |
| 3. | 1MHZ FUNCTION GENERATOR | APLAB | 07 |
| 4. | 20 MHZ DUAL TRACE <br> OSCILLOSCOPE | CADO | 04 |
| 5. | 3KVA ONLINE UPS | MEGAPOWER | 01 |
| 6. | BLOCK CODE <br> ENCODER\&DECODER | SCIENTECH | 02 |
| 7. | CONVOLUTION CODE <br> ENCODER\&DECODER | SCIENTECH | 02 |
| 8. | ACL-AMPLTUDE <br> MODULATION\&DEMODULATION | AKADEMIKA LAB <br> SOLUTIONS | 02 |
| 9. | PL-DSP TRAINER KIT | AKADEMIKA LAB <br> SOLUTIONS | 02 |
| 10. | PERSONAL COMPUTER SYSTEM | HCL | 06 |
| 11. | SPECTRUM ANALYZER | AGILENT TECHNOLOGIES <br> PVT.LIMITED | 01 |

TOTAL EXPENDITURE OF THE LABORATORY(including consumables) :Rs27,79,409.37/- DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
Anil Neerukonda Institute of Technology \& Sciences (Autonomous)
Sangivalasa-531 162, BheemunipatnamMandal, Visakhapatnam District

## Integrated Circuits And Applications Laboratory

Do's

1. Be punctual and regular to the laboratory.
2. Maintain Discipline all the time and obey the instructions.
3. Read and understand how to carry out an experiment thoroughly before coming to the laboratory.
4. Check the connections properly before turning ON the circuit.
5. Turn OFF the circuit immediately if you see any component heating.
6. Dismount all the components and wires before returning the kit.
7. Report any broken plugs/apparatus or exposed electrical wires to the faculty member/laboratory technician immediately.
8. Shut down the systems properly

## Don'ts

1. Don't touch live electric wires.
2. Don't turn ON the circuit unless it is completed.
3. Avoid making loose connections.
4. Do not remove anything from the kits/experimental set up without permission.
5. Do not handle any equipment without reading the instructions/Instruction manuals
6. Don't leave the lab without permission.

## 1.Application of Operational Amplifiers

## Aim:

To realize the following op-amp applications:
(i) Precision Rectifier
(ii) Inverting and Non-inverting Comparator
(iii)Zero Crossing Detectors

## PrecisionRectifier

## Pre - Requisites:

The student should have completed the following study before doing this experiment

- Op-amp theory and characteristics
- Inverting and non-inverting amplifiers


## Pre - lab Questions:

1. The rectifying voltage amplitude in a precision rectifier is typically
a) Tens of volts
b) a few volts
c) a fewmill volts
d) microvolt's
2. The precision rectifier achieves functionality due to
a) High input impedance
b) high CMRR
c) Low output impedance
d) high open loop gain
3. The most important element in the precision rectifier, apart from op-amp is
a) Feedback resistor
b) diode
c) input resistor divider
d) feedback capacitor
4. The important requirement of the additional component as in question (3) above, is that the element is assumed to have
a)Ideal behavior
b) linear operation
c)Non-linear operation
d) piece-wise linear operation
5. To minimize the response time and to improve the operating frequency requires the use of
a) Diode
b) two diodes
c) Diode with battery in series
d) diode with battery in shunt

## Equipment required:

| Equipment | Range/Type | Purpose |
| :--- | :--- | :--- |
| Dual regulated Power supply | $\pm 12 \mathrm{~V}$ | For biasing the device |
| Function generator | 1 MHz | To provide input |
| Oscilloscope | 20 MHz dual <br> channel | To observe and measure input/output |

Components of the circuit and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC741 | 1 | Amplification |
| Diode | 1 N 4007 | 2 | Rectification |
| Resistor R4 | $1 \mathrm{k} \Omega$ | 1 | Load |

## Theory:

- Precision rectifiers are circuits that rectify voltages below the level of cut-in voltage of the diode.
- The circuit uses op-amp in inverting mode and diode in the feedback path.
- It is used in Half wave rectifiers, Full wave rectifiers, peak value detector, clippers and clampers.


## Procedure:

1. Construct the circuit as shown in figure
2. Set the function generator in sine wave mode and apply 100 mV peak-to-peak, 1 KHz signal to the input and observe the waveform using oscilloscope.
3. Observe the amplifier output waveform using oscilloscope.

## Circuit Diagram




## Understanding:

- The circuit rectifies signal below the cut-in voltage of diode.
- The circuit operates in first quadrant with Vo>0.
- Negative output can be obtained by connecting diode in reverse direction.

1. Precision rectifiers are used in the following configuration(s)
a) Halfwave rectifier
b) full waverectifier
c) Peakvalue detector
d) all of theabove
2. Precision rectifiers are called so because rectifying voltages are $\qquad$ of the diode.
a)>Vcut-in
b)<Vcut-in
c) $>V_{F}$
d) $<V_{B D}$
3. The diode used in the precision rectifier circuit is connected
a) At the input
b) series with output
c) In thefeedbackpath
d) in shunt with output
4. Precision rectifiers could also be used in
a)Clipper circuits
b) resonance circuits
c) voltage doubler
d) zero voltage detector
5. To obtain negative polarity at the output
a) Input voltage polarity is reversed
b) diode connection is reversed
c) a capacitor is used in feedback path
d) capacitive load is used

## Inverting and Non-inverting Comparator

## Pre - Requisites:

The student should have completed the following study before doing this experiment

- Ideal characteristics of an op-amp
- Open-loop configuration of op-amp

Pre - lab Questions:

1. The op-amp in voltage comparator operates in $\qquad$ mode.
a) Inverting
b)non-inverting
c) differential
d) summing
2. The op-amp employed in voltage comparator is in $\qquad$ configuration.
a) Positive feedback
b) negative feedback
c) open-loop
d) closed loop
3. If the bias voltage to the op-amp is $\pm 20 \mathrm{~V}$, the output swings between
a) $\mathbf{+ 2 0 V a n d}-20 \mathrm{~V}$
b) 0 V and -20 V
c) +12 V and -12 V
d) 0 V and +20
4. The output voltage is normally clamped using
a) Voltage divider
b)feedback resistor
c)diodes
d) zener diodes
5. The speed of operation of the comparator depends on
a) Clamping diodes
b) gain of op-amp
c) clamping zener diode
d) power supply

## Equipment required

| Equipment | Range/Type | Purpose |
| :--- | :--- | :--- |
| Dual Regulated Power supply | $\pm 12 \mathrm{VDC}$ | For biasing the device |
| Regulated power supply | $(0-12 \mathrm{~V}) \mathrm{DC}$ | Reference voltage |
| Oscilloscope | 20 MHz <br> Dual channel | To observe and measure input and <br> output |

Components of the circuit and their purpose

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC741 | 1 | Switching |
| Resistor R1 | $10 \mathrm{k} \Omega$ | 1 | Current limiting |
| Resistor R2 | $10 \mathrm{k} \Omega$ | 1 | Load resistor |

## Theory:

- Voltage comparator is a circuit which compares unknown signal voltage with a known reference voltage.
- Voltage comparator consists of an op-amp operated in open-loop with signal voltage applied at one input and known reference voltage at the other input.
- A fixed reference voltage $V_{\text {ref }}$ is applied to the inverting terminal and a time varying signal is applied to the non-inverting terminal of the op-amp.
- Op-amp, in open-loop, produces one of the two saturation voltages $\pm \mathrm{V}_{\text {sat }}$ at the output.
- When $\mathrm{V}_{\text {ref }}$ is positive, the circuit acts as positive comparator and when $\mathrm{V}_{\text {ref }}$ is negative, the circuit acts as negative comparator.


## Procedure:

1. Construct the circuit as shown below infigure
2. Set the voltage in V1 to7V
3. Set the reference voltage V 2 to +6 V .
4. Observe simultaneously the input and output waveform using oscilloscope.

Repeat the above steps by changing the reference voltage V 2 to -2 V .

## Circuit Diagram:



## Understanding:

- In voltage comparator, op-amp operates in open-loop configuration.
- When Vi<Vref, the output is at $-\mathrm{V}_{\text {sat }}$.
- When Vi>Vref, the output is at $+\mathrm{V}_{\text {sat }}$.
- By interchanging input and reference voltages, the voltage comparator circuit can be modified as an inverting comparator.
- When $\mathrm{V}_{\text {ref }}=0$, the circuit becomes a zero crossing detector.


## Zero Crossing Detector

## Prerequisites:

The student should have completed the following study before doing this experiment

- Ideal characteristics of an op-amp
- Open-loop configuration of op-amp


## Pre Lab Test:

1. In zero crossing detector circuit, the op-amp is used as
a) Inverting amplifier b) non-inverting amplifier
c) comparator
d) Schmitt trigger
2. A zero crossing detector has a bias voltage of $\pm 10 \mathrm{~V}$. When input voltage is positive, the output voltage is
a) +10 V
b) 0 V
c) $\mathbf{- 1 0 V}$
d) +20 V
3. In general terms, when the input voltage is negative, the output voltage is
a) Equal to input voltage
b) zero
c) Equal to positive bias voltage
d) equal to negative bias voltage
4. In a zero crossing detector circuit, the non-inverting input terminal of the op-amp is
a) Connected to the input signal
b) grounded
c) Connected to feedback circuit
d) left open
5. The zero crossing detector circuit is similar in operation to
a) Voltage follower
b) integrator
c) Schmit trigger
d) monostable multivibrator
6. The reference voltage for the zero crossing detector is keptat
a) $+V c c$
b) $\quad-V_{\mathrm{EE}}$
c) 0 V
d)-Vcc

## Equipment required:

| Equipment | Range/Type | Purpose |
| :--- | :---: | :--- |
| Dual Regulated Power supply | $\pm 12 \mathrm{VDC}$ | For biasing the device |
| Oscilloscope | 20 MHz <br> Dual channel | To observe and measure input <br> and output |

Components required and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC 741 | 1 | Switching |
| Resistor R1 | $1 \mathrm{k} \Omega$ | 1 | Current limiting |
| Resistor R2 | $1 \mathrm{k} \Omega$ | 1 | Load resistor |

## Theory:

- Zero crossing detectors is a sine wave to square wave converter.
- Zero crossing detector circuit is a comparator with zero reference voltage.
- When the input signal voltage passes through zero in the negative and the positive directions,the output waveform switches between positive and negative saturation levels respectively.


## Procedure:

1. Construct the circuit as shown below in figure
2. Set the Function Generator in sinusoidal mode at 1 kHz and adjust the amplitude to 6 V peak to peak.
3. Observe simultaneously the input and output waveform using oscilloscope.

Repeat the above steps by interchanging the reference voltage and input signal.



## Understanding:

- Zero crossing detector circuit is simply a modified version of voltage comparator with reference voltage as zero.
- In zero crossing detectors, op-amp operates in open-loop configuration.
- When the input voltage crosses zero, the output switches between $+\mathrm{V}_{\text {sat }}$ and $-\mathrm{V}_{\text {sat }}$.
- Clamping diodes at the input protects the op-amp from damage due to excessive voltage.
- By interchanging input and reference voltages, the circuit can be modified as a noninverting zero crossing detector


## Post Lab Questions:

1. The zero crossing detector output could be controlled using a
a) Clamping pn junction diode
b) capacitor in feedback
c) Clamping zener diode
d) transistor
2. If the frequency $f$ of the sine wave input to the circuit is doubled, the output frequency is
a) $f / 2$
b) $2 f$
c) $f / 4$
d) $4 f$
3. If a zero crossing detector has an input of amplitude 15 V and a power supply voltage of $\pm 10 \mathrm{~V}$, the Maximum output voltage is
a) +15 V
b) +25 V
c) $+\mathbf{1 0 V}$
d) +5 V
4. If the power supply voltage to the zero crossing detector circuit is decreased from $\pm 10 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$, the Minimum output voltage is
a) 0 V
b) $\mathbf{- 8 V}$
c) -10 V
d) -18 V
5. In zero crossing detector circuit, to protect the op-amp from excess voltage at the input,

- 

Used
a) A series capacitor
b) a transistor
c) a shunt capacitor

## d) pn junction diodes

6. The speed of operation of zero crossing detector is due to
a) diode in the feedback path
b) regenerative feedback
c) Zener diode in the feedback path
d) a +ve reference supply

## RESULT:

Thus, the use of op-amp as precision rectifier, voltage comparator and zero crossing detector was studied

## 2. FREQUENCY RESPONSE OF ACTIVEFILTER

Aim:
To obtain the response of active filters by varying the frequency.

## (i) First Order Low Pass Filter

## Pre Requisites:

The students should have completed the following study before doing the experiment.

- Non inverting opamp.
- Concept of virtual ground in non inverting amplifier.
- Concept of passive filters.

Pre - lab questions:

1. The desirable feature(s) of filters is/are
a) Sharp cut-off
b) Lesser pass band ripple
c) Good phase response
d) All of the above
2. The Butterworth filter is characterized by
a) High gain
b) Lesser pass band ripple
c) Sharp cut-off
d) All the above
3. The circuit arrangement that provides optimal performance in active filter is
a) Butterworth
b)Chebyshev
c) Sallen-Key
d) Bessel
4. An active filter uses
a) Diode
b) $\mathbf{O p}$-amp
c) Zener
d) SCR
5. A filter is a circuit that
a) Provides amplification
b) Removes noise
c) Isfrequency selective
d) Is an all-pass circuit
6. The cut off frequency of the low pass filter depends on
a) op-amp gain
b)feedback resistor
c)input resistor
d) RC network

| Equipment | Range/Type | Purpose |
| :--- | :--- | :--- |
| Fixed Power supply | $\pm 12 \mathrm{~V} \mathrm{DC}$ | To provide operating voltage |
| Function generator | 1 MHz | To provide input signal |
| Oscilloscope | 20 MHz Dual <br> channel | To observe and measure input and <br> output |

## Components required:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC741 | 1 | Amplification |
| Resistor R1 | Potentiometer | 1 | Current limiting |
| Resistor R2 | 10 k | 1 | Load |
| Resistor R3 | 10 k | 1 | Determines gain |
| Resistor R4 | 10 k | 1 | Feedback |
| Capacitor | $0.01 \mu \mathrm{~F}$ | 1 | Filter element |

## Theory:

- A filter is a frequency selective circuit that allows only a certain band of frequency components of an input signal to pass through and blocks other frequency components.
- An active filter network is obtained by interconnecting passive elements and active element.
- Op-amp used in active filter also provides amplification.
- A low-pass filter allows only low frequency signals and suppresses high frequency signals.
- The range of frequency varies from dc to cut-off frequency $f_{L}$. The frequency range below cut-off frequency is called passband and frequency range beyond $f_{\mathrm{L}}$ is called stopband.
- The gain of the filter

$$
\frac{V_{O}}{V_{i n}}=\frac{A_{f}\left(f / f_{L}\right)}{\sqrt{1+\left(f / f_{L}\right)^{2}}}
$$

## Formula:

Gain, $\left|\frac{V_{O}}{V_{i n}}\right|=\frac{A_{F}}{\sqrt{1+\mid\left(f / f_{H}\right)^{2}}}$
Phase angle, $\phi=-\tan ^{-1}\left(f\left(f_{H}\right)\right)$

## DESIGN:

## Design of I order Butter worth filter:

Given the cut off frequency $\mathrm{F}_{\mathrm{L}}, \mathrm{A}_{\mathrm{o}}$,

$$
\mathrm{F}_{\mathrm{L}}=1 / 2 \pi \mathrm{RC}
$$

Assume C and then substituting the value in the above formula
Find R, using Ao and assuming R1 find RF

## Design of III order filter

As the third order filter is a combination of $1^{\text {st }}$ order and $2^{\text {nd }}$ order
Filter, the $2^{\text {nd }}$ order can be designed in the same way as the $1^{\text {st }}$ Order.

## Circuit Diagram




## Procedure:

1. Construct the circuit as shown above in figure
2. Set the Function Generator in sine wave mode and adjust the amplitude to $1 \mathrm{~V}_{\text {peak-peak. }}$
3. Observe the waveform using oscilloscope.
4. Keeping the input voltage constant at 1 V peak-peak, simulate the circuit for frequencies between 10 Hz to 100 kHz .
5. Record the amplitude of output voltage for different input frequencies as per table.
6. Compute the gain for different frequencies.

Tabulation

| Input voltage, $\mathrm{V}_{\text {in }(\mathbf{P P})}=\mathbf{1} \mathbf{V}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Input } \\ \text { frequency }(\mathrm{Hz}) \end{gathered}$ | Output voltage, $\mathrm{V}_{0}$ (volts) | Gain $=V_{0} / \mathrm{V}_{\text {in }}$ | Gain(A) in $\mathrm{dB}=20 \log _{10} \mathrm{~V}_{\mathrm{o}} / \mathrm{V}_{\text {in }}$ |
| 10 |  |  |  |
| 20 |  |  |  |
| 50 |  |  |  |
| 100 |  |  |  |
| 200 |  |  |  |
| 500 |  |  |  |
| 1 k |  |  |  |
| 2k |  |  |  |
| 5k |  |  |  |
| 10k |  |  |  |
| 100k |  |  |  |

## Understanding:

- Low pass filter allows low frequency signals and suppresses high frequency signals.
- At $f_{\mathrm{L}}$ the gain falls to $1 / \sqrt{ } 2$ times the maximum gain.
- The frequency range from dc to $\mathrm{f}_{\mathrm{L}}$ is called the passband.
- $\quad$ For $\mathrm{f}>\mathrm{f}_{\mathrm{L}}$ (stop band) the gain decreases.
- $\quad$ Resistors $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ determine the gain of the filter.
- Gain is high at low frequencies.
- Rate of decay (roll-off rate) is low for first order filter.
- The roll-off rate improves with the order of the filter.


## Post - lab Questions:

1. As the order of the filter increases,
a) Sharpness at cutoff improves
b) gain increases
c) Stop band ripple reduces
d) pass band ripples are absent
2. The cut-off frequency of the low pass filter is given by
a) $f=2 \pi R C$
b) $f=2 \pi / R C$
c) $f=1 / 2 \pi R C$
d) $f=R C$
3. The cut-off frequency of a first order filter with $\mathrm{R}=1 \mathrm{~K} \Omega$ and $\mathrm{C}=0.5 \mu \mathrm{~F}$ is
a) 500 Hz
b) $\mathbf{3 3 0 H z}$
c) 533 Hz
d) 300 Hz
4. A first order filter with input resistor and feedback resistors of equal values,has Gain of
a) 1
b) 10
c) 2
d) 0.1
5. If the roll-over rate is $-20 \mathrm{~dB} /$ decade, the addition of another order improves the Roll-over rate to
a) -10 dB
b) $-\mathbf{- 3 0 d B}$
c) -21 dB
d) -40 dB
6. To construct the second order low pass filter one of the following is required
a) A capacitor in the feedback path
b) another RC section
c) Additional op-amp stage
d) increase the op-amp gain

## (ii) First and Third Order High Pass Filter

## Pre Requisites:

The students should have completed the following study before doing the experiment.

1. Non inverting opamp.
2. Concept of virtual ground in non inverting amplifier.
3. Passive filter concept.

## Pre lab Questions:

1. A high pass filter
a) Allows signals below cut off
b) Attenuates signals above cut off
c) Allows all signals
d) Allows signals above cut off
2. The cut-off frequency of first order high pass filter using R and C is
a) RC
b) $1 / \mathrm{RC}$
c) $1 / 2 \pi R C$
d) $2 \pi / \mathrm{RC}$
3. The op-amp in the circuit provides
a) Filtering
b) Attenuation
c)Stability
d) Amplification
4. The voltage gain of the active high pass filter is
a) $1+R_{f}$
b) $\mathbf{1 +} \mathbf{R}_{f} / \mathbf{R}_{\mathrm{i}}$
c) $\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{\mathrm{i}}$
d) $R_{f} \cdot R_{i}$
5. The RC element is connected
a) At the inverting input
b) At the non-inverting input
c) As feed back
d) In series with input resistance
6. The high pass filter could be converted to a low pass filter by
a) Removing the feedback
b) swapping $R$ and $C$
c) Reduce the gain
d) connect RC input to the inverting input

APPARATUS:

1) OP-AMP LM $741 \mathrm{C}-2$
2) Resistors $10 \mathrm{k} \Omega-4,16 \mathrm{~K} \Omega-3$
3) Capacitors $-0.01 \mathrm{uf}-3$,
4) Function generator, TRPS, CRO, CRO Probes
5) Connecting wires, breadboard

## Theory:

1. A filter is a frequency selective circuit that allows only a certain band of frequency components of an input signal to pass through and blocks other frequency components.
2. An active filter network is obtained by interconnecting passive elements and active element.
3. A high-pass filter allows only high frequency signals and suppresses low frequency signals.
4. The range of frequency beyond cut-off frequency, $\mathrm{f}_{\mathrm{H}}$ is called passband and range of frequency from DC to $\mathrm{f}_{\mathrm{H}}$ is called stopband.
5. The gain of the filter

## DESIGN:

Design of I order Butter worth filter:
Given the cut off frequency $\mathrm{F}_{\mathrm{L}}, \mathrm{A}_{\mathrm{o}}$, $\mathrm{F}_{\mathrm{L}}=1 / 2 \pi \mathrm{RC}$
Assume C and then substituting the value in the above formula
Find R, using Ao and assuming R1 find RF

## Design of III order filter

As the third order filter is a combination of $1^{\text {st }}$ order and $2^{\text {nd }}$ order
Filter, the $2^{\text {nd }}$ order can be designed in the same way as the $1^{\text {st }}$ Order

## Procedure:

1. Construct the circuit as shown below in figure_
2. Set the Function Generator in sinusoidal mode and adjust the amplitude to $1 \mathrm{~V}_{\mathrm{PP}}$.
3. Observe the waveform using oscilloscope.
4. Keeping the input voltage constant at $1 \mathrm{~V}_{\mathrm{PP}}$, simulate the circuit for frequencies between 10 Hz to 100 kHz .
5. Record the amplitude of output voltage for different input frequencies as per tabulation.
6. Compute the gain for different frequencies.

1st ORDER HIGHPASSBUTTERWORTH FILTER - Circuitdiagram
10K


3 rd ORDER HIGH PASS BUTTERWORTH FILTER- Circuitdiagram


Table:
Input voltage, $\mathrm{V}_{\mathrm{in}(\mathbf{P P})}=\mathbf{1} \mathbf{V}$

| Input frequency (Hz) | Output voltage, Vo (volts) | Gain $=\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{\text {in }}$ | Gain(A) in $\mathrm{dB}=20 \log _{10} \mathrm{~V}_{0} / V_{\text {in }}$ |
| :---: | :---: | :---: | :---: |
| 10 |  |  |  |
| 20 |  |  |  |
| 50 |  |  |  |
| 100 |  |  |  |
| 200 |  |  |  |
| 500 |  |  |  |
| 1k |  |  |  |
| 2k |  |  |  |
| 5k |  |  |  |
| 10k |  |  |  |
| 100k |  |  |  |

## MODEL GRAPHS:



## Understanding:

- High pass filters allows high frequency signals and stop low frequency signals.
- The frequency range beyond $f_{H}$ is called the passband.
- $\operatorname{For} \mathrm{f}<\mathrm{f}_{\mathrm{H}}$ (stop band) the gain is lower.
- Resistors $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ determine the gain of the filter.
- High pass filter is dual of low pass filter.
- Maximum gain occurs at high frequencies.
- At low frequencies gain is less.

Post - lab Questions:

1. A first order filter uses $R_{f}=20 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{i}}=10 \mathrm{k} \Omega$, the gain obtained is
a) 2
b) 3
c) 1
d) 0.5
2. The cut-off frequency of the circuit using $\mathrm{R}=10 \mathrm{k} \Omega$ and $\mathrm{C}=0.01 \mu \mathrm{~F}$ is
a) 159 Hz
b) 159 kHz
c) 1.59 MHz
d) 1.59 kHz
3. The gain provided by the circuit using $\mathrm{R}=10 \mathrm{k} \Omega$ and $\mathrm{C}=0.01 \mu \mathrm{~F}$ is
a) 10
b) 100
c) 159
d) insufficient data
4. In the second order high pass filter
a) Another section of RC isused
b) The positions of R and C is interchanged
c) An additional RC section is included at the feedback
d) An RC section is added to the input resistor
5. Addition of RC section in higher order filters
a) Increases ripple
b) Reduces ripple
c) Improves cutoff
d) Provides stability
6. The value of resistor in the RC network of the filter is doubled, the cut off frequency
a) Doubles
b) is not affected
c) reduces by half
d) reduces by $20 \%$

RESULT:
The first order low pass and first and third order high pass filters were studied

## 3. SCHMITT TRIGGER

## Aim:

To observe the output waveform of a Schmitt trigger circuit and to note down the hysteresis voltage $\mathrm{V}_{\mathrm{HY}}$ with reference to upper and lower threshold voltages $\mathrm{V}_{\mathrm{UT}}$ and $\mathrm{V}_{\mathrm{LT}}$ respectively.

## Pre-Requisites:

The student should have completed the following study before doing this experiment.

- Resistance divider network
- Op-amp characteristics
- Op-amp configurations


## Pre-lab questions:

1. Schmitt trigger is an example of ------ circuit.
a) Amplifier
b) oscillator
c)switching
d) power supply
2. In Schmitt trigger circuit, op-amp switche sbetween
a) Cut-off and negative saturation
b) negative and positive saturation
c) Slight conduction and cut-off
d) cut-off and positive saturation
3. If the power supply voltage applied to the op-amp that has a open loop gain of 100dbis $\pm 20 \mathrm{~V}$, the op-amp saturation voltage is
a) 20 mV
b) 2 mV
c) $20 \mu \mathrm{~V}$
d) $200 \mu \mathrm{~V}$
4. The operation of a Schmitt trigger is similar to that of a
a) Full wave rectifier b)series clipper
c) polarity detector
d) clamper
5. The main application of Schmitt trigger is in
a) Amplifiers
b) oscillators
c) Sine wave to squarewave converters
d) rectifiers
6. The speed of switching in the Schmitt trigger depend son
a) Openloop gain
b)input resistor
c)feedback resistor
d) hysteresis

## Equipment Required

| Equipment | Range/Type | Purpose |
| :--- | :---: | :--- |
| Dual Regulated Power <br> supply | $(0-12 \mathrm{~V}) \mathrm{DC}$ | For biasing the device |
| Function generator | 1 MHz | To provide input |
| Oscilloscope | 20 MHz <br> Dual channel | To observe and measure <br> input/output |

## Components of the circuit and their purpose

| Components | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC741 | 1 | Amplification |
| Resistor R1 | $10 \mathrm{k} \Omega$ | 1 | Input resistor |
| Resistor R2 | $2.2 \mathrm{k} \Omega$ | 1 | feedback resistor |
| Resistor R3 | $2.2 \mathrm{k} \Omega$ | 1 | feedback resistor |

## Theory:

- Schmitt trigger is a comparator with positive feedback.
- It converts sine waveform into square wave.
- The input voltage triggers the output every time it exceeds threshold (upper threshold, VUt and lower threshold, $\mathrm{V}_{\mathrm{LT}}$ ).
- The difference between the two voltage levels, $\mathrm{V}_{\mathrm{UT}}$ and $\mathrm{V}_{\mathrm{LT}}$, is hysteresis voltage.
- The Schmitt trigger is also called regenerative comparator.


## Procedure:

1. Construct the circuit as shown below
2. Set the Function Generator in sinusoidal mode and adjust the amplitude to 2 V peak to peak at 1 kHz . Observe the waveform using oscilloscope.
3. Observe the output waveform using oscilloscope.

## Circuit Diagram



## $\mathbf{R} 1=10 \mathrm{~K} \Omega, \mathbf{R} 2=\mathbf{R} 3=\mathbf{2 . 2 K} \Omega$

## Understanding:

- Schmitt trigger is a comparator with hysteresis.
- As it compares the input analog waveform with respect to preset values of $\mathrm{V}_{\mathrm{UT}}$ and $\mathrm{V}_{\mathrm{LT}}$, Schmitt trigger is also known as two level comparator..
- A non-inverting Schmitt trigger circuit is obtained by interchanging $\mathrm{V}_{\mathrm{i}}$ and $\mathrm{V}_{\text {ref }}$.
- When an input sinusoidal signal of frequency $f$ is applied, a square wave of same frequency is produced at the output.
- The square wave amplitude is symmetrical about zero level


## Calculations:

Upper threshold voltage:

$$
\mathrm{V}_{\mathrm{UT}}=\frac{R_{2}}{R_{1}+R_{2}}\left(+\mathrm{V}_{\mathrm{SAT}}\right)
$$

Lower threshold voltage:

$$
\mathrm{V}_{\mathrm{LT}}=\frac{R_{2}}{R_{1}+R_{2}}\left(-\mathrm{V}_{\mathrm{SAT}}\right)
$$

Hysteresis voltage $\mathrm{V}_{\mathrm{HY}}=\mathrm{V}_{\mathrm{UT}}-\mathrm{V}_{\mathrm{LT}}$

$$
\text { Shift angle } \quad \theta=\operatorname{Sin}^{-1}\left(\mathrm{~V}_{\mathrm{UT}} / \mathrm{V}_{\mathrm{p}}\right)
$$

Input and output waveforms of Schmitt trigger:

$V_{0}$ versus $V_{\text {in }}$ plot or the hysteresis loop of Schmitt trigger:


## Post - lab questions:

1. The speed of operation of Schmitt trigger depends on
a) op-amp gain
b) Rate of change of input
c)Supply voltage
d) op-amp configuration
2. The switching speed could be improved by using
a) Zener diode at output
b) two Zener diode connected back to back at output
c) Feedback resistor
d) capacitor in feedback
3. The Schmitt trigger could be used as
a) Voltage detector
b) astable multivibrator
c) Monostable multivibrator
d) all of the above
4. The feedback used in Schmitt trigger is
a) Degenerative
b)regenerative
c) Series
d) shunt
5. The value of cross over at increasing or decreasing input are called
a) Cut-off points
b) saturation points
c)trip-point
d) null points
6. The Schmitt trigger could also be used for
a) Voltage level detection b) astable operation
c)Monostable operation
d) voltage limiting

## RESULT:

Thus Schmitt trigger was designed and their operation was studied

## 4.(a)Design of Astable multivibrator using op amp

## Aim:

To design and setup an astable multivibrator using opamp 741, plot the waveforms and measure the frequency of oscillation
Pre Requisites:
The student should have completed the following study before doing this experiment

1. Ideal characteristics of an op-amp.
2. Concept of inverting and non-inverting amplifiers
3. Theory of oscillators

## Pre Lab Questions:

1. Astable multivibrator is an example of
a) Feedback circuit
b) Amplifier circuit
c) Regenerative switch
d) bi-stable switch
2. The input voltage to astable multivibrator is derived through
a) Input applied to series resistor at the inverting input
b) Input applied to series resistor at the non-inverting input
c) Feedback obtained by voltage divider at the output
d) Feedback resistor between output and inverting input
3. In astable multivibrator, the capacitor is connected
a) Between inverting input and ground
b) Between non-inverting input and ground
c) Across feedback resistor
d) In series with feedback resistor
4. The capacitor C charges through the resistor R ,towards
a) Inputvoltage
b) output voltage
c) Feedback voltage at output voltage divider
d) ground voltage
5. Square wave output is obtained when 'ON' and 'OFF' times are
a) Maintained with the ratio1:2
b) maintained with the ratio2:1
c) Maintained with the ratio 1:1
d) maintained with the ratio1:4
6. During both 'ON' and 'OFF' states, the op-amp
a) Remains at cutoff
b) saturates
c) Swings between saturation and cutoff
d) conducts slightly

## Equipments required:

| Equipment | Range/Type | Purpose |
| :--- | :---: | :--- |
| Dual Regulated Power <br> supply | $(0-12 \mathrm{~V}) \mathrm{DC}$ | For biasing the device |
| Oscilloscope | 20 MHz <br> Dual channel | To observe and measure input <br> and output |

## Components required and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| Op-amp | IC741 | 1 | Amplification |
| Resistor R1, R2 | $10 \mathrm{k} \Omega$ | 2 | Feedback Voltage <br> divider |
| Resistor R3 | $4.7 \mathrm{k} \Omega$ | 1 | Timing resistor |
| Capacitor, C 1 | $0.1 \mu \mathrm{~F}$ | 1 | Timing capacitor |

## Theory:

- Astable multivibrator is a rectangular wave generator. It is also called free running multivibrator.
- Astable multivibrator toggles between high and low states.
- There are no stable states in astable multivibrator.
- The reference voltage $\mathrm{V}_{\text {ref }}\left(\beta \mathrm{V}_{\text {sat }}\right.$ or $\left.+\beta \mathrm{V}_{\text {sat }}\right)$ is applied to the non-inverting terminal.
- The resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ form a voltage divider network and provide a fraction ( $\beta$ ) of the output to the input as feedback.
- When input at the inverting terminal just exceeds $\mathrm{V}_{\text {ref }}$ switching takes place resulting in rectangular wave output.
- The duration the output remains high, is the time required for the capacitor to charge from $-\beta V_{\text {sat }}$ to $+\beta V_{\text {sat }}$.


## Formula:

- $T=2 R C \ln (1+\beta)$

$$
(1-\beta)
$$

- $\quad \beta=\mathrm{R}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$
- If $\mathrm{R}_{1}=1.16 \mathrm{R}_{2}, \mathrm{~T}=2 \mathrm{RC}$


## Procedure:

1. Construct the circuit as shown below in figure.
2. Observe simultaneously the output waveform and the voltage across the capacitor using oscilloscope.
3. Measure the amplitude and frequency.

## Circuit Diagram:


$\mathrm{R} 1=\mathrm{R} 2=10 \mathrm{~K} \Omega, \mathrm{R}=4.7 \mathrm{~K} \Omega, \mathrm{C}=0.1 \mu \mathrm{~F}$

## Understanding:

- When $\mathrm{V}_{\mathrm{o}}=+\mathrm{V}_{\text {sat }}$ capacitor charges from $-\beta \mathrm{V}_{\text {sat }}$ to $+\beta \mathrm{V}_{\text {sat }}$ and switches the output $\mathrm{V}_{o}$ to $\mathrm{V}_{\text {sat }}$.
- When $\mathrm{V}_{\mathrm{o}}=-\mathrm{V}_{\text {sat }}$ capacitor charges from $+\beta \mathrm{V}_{\text {sat }}$ to $-\beta \mathrm{V}_{\text {sat }}$ and switches the output $\mathrm{V}_{\mathrm{o}}$ to $+V_{\text {sat }}$.
- In astable multivibrator, the op-amp operates in the saturation region.
- The output is fed back to the inverting terminal after integrating by a low pass RC combination.
- The duration T is set by external resistor and capacitor..
- The period of the output waveform can be changed by varying R3 orC1.
- The output amplitude can be varied by varying the power supply.


## Post Lab Questions:

1. The 'mark' duration of the output is due to
a) Capacitor charging time
b) capacitor discharging time
c) Capacitor charging upto $1 / 3$ of maximum
d) capacitor charging upto $2 / 3$ of maximum
2. The 'space' duration of the output is due to the capacitor
a) Charging time
b) discharging time
c) Discharging down to $1 / 3$ of maximum d) discharging down to $2 / 3$ of maximum
3. The capacitor voltage during 'mark' is proportional to
a) $e^{-t R C}$
b) $e^{t R C}$
c) $\mathrm{e}^{-t / R C}$
d) $e^{t / R C}$
4. If feedback resistors used at the output are $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$, then the feedback factor, $\beta$ is given by
a) $R_{1} R_{2} / R_{1}+R_{2}$
b) $R_{1} / R_{1}+R_{2}$
c) $\mathbf{R}_{2} / R_{1}+R_{2}$
d) $R_{1} / R_{2}$
5. If $\mathrm{V}_{0}$ is the output voltage, then the feedback voltage is given by
a) $\left(R_{1} R_{2} / R_{1}+R_{2}\right) V_{0}$
b) $\left(R_{1}+R_{2}\right)$
$\left.\mathrm{V}_{0} \mathbf{c}\right)\left(\mathbf{R}_{2} / \mathbf{R}_{\mathbf{1}}+\mathbf{R}_{2}\right) \mathbf{V}_{\mathbf{0}}$
d) $\left(R_{1} / R_{1}+R_{2}\right) V_{0}$
6. The ON time of the astable multivibrator output is proportional to
a) Capacitor only
b) Resistor only
c) Both RandC
d) input resistor $\mathrm{R}_{\mathrm{i}}$

## 4.(b)Design of Astablemultivibratorusing IC555

## Aim:

To obtain a symmetric square wave output by maintaining certain duty cycle by using 555 timers Pre-Requisites:

The student should have completed the following study before doing this experiment

- Functional blocks of 555 timer
- Concepts of capacitor charging and discharging
- Basics of voltage dividernetworks


## Pre - lab Questions:

1) The astable multivibrator has $\qquad$ stable states
a) One
b) Two
c)Zero
d) Complementary
2) The main application of astable circuit is in
a) Gates
b)Adders
c)Clocks
d) Memories
3) The astable circuit requires the following external components:
a) Capacitor and resistor
b) Capacitors only
c) Capacitor and inductor
d) Inductor and resistor
4) When the duration of the ON and OFF states are equal, the output waveform is
a) Triangular
b) Rectangular
c)Sinusoidal
d) Square
5) To achieve symmetry of the output waveform, the duration of two states of astable multivibrator should be in the ratio
a) $1: 2$
b) $2: 1$
c) $1: 1$
d) $1: 3$
6. The capacitor in the astable circuit charges towards Vcc through
a) R1 only
b)R2 only
c) R1and R2
d) R1, R2 and ground
7. The capacitor discharges towards 0 V ,through
a) R1 only
b) $\mathbf{R 2}$ only
c) R1andR2
d) R1, R2 and ground

## Equipment required:

| Equipment | Range/Type | Purpose |
| :--- | :--- | :--- |
| Dual Regulated Power <br> supply | $(0-12 \mathrm{~V}) \mathrm{DC}$ | Biasing the device |
| Oscilloscope | 20 MHz Dual <br> channel | To observe and measure input <br> and output |

## Components Required:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| IC | 555 | 1 | Timer |
| Resistor R1, R2 | $47 \mathrm{k} \Omega, 1 \mathrm{k} \Omega$ | 1 | External timing |
| Resistor R4 | $220 \Omega$ | 1 | Load |
| Capacitor, C 1 | $10 \mu \mathrm{~F}$ | 1 | External timing |
| Capacitor, C 2 | $0.01 \mu \mathrm{~F}$ | 1 | To bypass ripple |

## Theory:

- 555 timer is a device used for generating oscillation or introducing time delay.
- Astable multivibrator is a square wavegenerator
- Astable multivibrator toggles between one state and the other without the influence of any external control signal.
- It is also called free running multivibrator.
- The timing resistor is split into two sections, R1 and R2, the junction of which is connected to the discharge pin of 555timer.
- The interval during which the output remains high is the time required for the capacitor to charge from $(1 / 3) V_{C C}$ to $(2 / 3) V_{C C}$.
- $\quad$ The period is given by $T=0.69 \mathrm{C}\left(\mathrm{R}_{1}+2 \mathrm{R}_{2}\right)$.


## Formula:

$\mathrm{T}_{\mathrm{ON}}=0.69 \mathrm{C}\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$
$\mathrm{T}_{\text {OFF }}=0.69 \mathrm{C} \mathrm{R}_{2}$
Period, $\mathrm{T}=\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}$
Duty cycle $=100 \times \mathrm{T}_{\mathrm{ON}} /\left(\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}\right)$

## Internal block diagram of 555 IC



## Pin Diagram



## Circuit Diagram



Circuit of The Timer 555 as an Astable Multivibrator
$\mathrm{RA}=10 \mathrm{~K} \Omega$ POT, $\mathrm{RB}=3.3 \mathrm{~K} \Omega, \mathrm{C}=0.1 \mu \mathrm{~F}, \mathrm{Vcc}=12 \mathrm{v}$

## Procedure:

- Construct the circuit as shown above infigure.
- LED turns ON. After time Ton, LED turnsOFF.
- Observe simultaneously the output waveform and the voltage across the capacitor, C 1 , using oscilloscope.
- Measure the period ( $\mathrm{T}_{\mathrm{ON}}$ and $\mathrm{T}_{\mathrm{OFF}}$ ) of output waveform and calculate the duty cycle.
- Repeat the above steps by changing the values of R 2 andC1.

Tabulation:

| $\begin{aligned} & \theta \\ & \underset{\sim}{Z} \end{aligned}$ | 201 |  | $\frac{\mathbb{E}}{E}{ }_{E}^{Z}$ | $\frac{0}{0}$ | $\begin{aligned} & E=0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $1 \mathrm{k} \Omega$ |  |  |  |  |  |  |
| 2 | $100 \mathrm{k} \Omega$ |  |  |  |  |  |  |
| 3 | $1 \mathrm{M} \Omega$ |  |  |  |  |  |  |

## Understanding:

- When capacitor voltage, $\mathrm{V}_{\mathrm{C}}$, increases above $2 / 3 \mathrm{~V}_{\mathrm{CC}}$, the output $\mathrm{V}_{\text {out }}$ is low and when it is below $1 / 3 \mathrm{~V}_{\mathrm{CC}}$, the output $\mathrm{V}_{\text {out }}$ becomes $\mathrm{V}_{\mathrm{CC}}$.
- The waveform across capacitor shows charging and discharging through RC network.
- Astable multivibrator generates square wave.
- The duration, T, is determined by external resistor and capacitor.

MODEL GRAPHS:


## Post - lab Questions:

1. When the astable multivibrator is ' ON ', the capacitor
a) Discharges
b)Charges
c) Voltage remains same
d) Is open
2. The capacitor charges towards $\mathrm{V}_{\mathrm{CC}}$
a) Directly
b) Through trigger input
c)Through resistors
d) Through control terminal
3. The charging time, in terms of the components is givenby
a) $\mathrm{T}=0.69\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$
b) $\mathbf{T}=0.69\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$
c) $T=1.1\left(R_{1}+R_{2}\right)$
d) $\mathrm{T}=1.1\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$
4. The discharge time of capacitor in terms of the components is given by
a) $\mathrm{T}=1.1 \mathrm{R}_{2} \mathrm{C}_{1}$
b) $\mathrm{T}=1.1 \mathrm{R}_{1} \mathrm{R}_{2} \mathrm{C}_{1}$
c) $\mathbf{T}=0.69 \mathrm{R}_{2} \mathrm{C}_{1}$
d) $\mathrm{T}=0.69 \mathrm{R}_{1} \mathrm{R}_{2} \mathrm{C}_{1}$
5. The frequency of oscillation of the output waveform is given
by a) $0.69 /\left(\mathrm{R}_{1}+2 \mathrm{R}_{2}\right) \mathrm{C}_{1}$
b) $1.44 /\left(R_{1}+2 R_{2}\right) C_{1}$
c) $0.69 /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$
d) $1.44 /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$
6. A square wave output is obtained in the astable multivibrator with resistors R1 and R2 in the the Ratio
a)1:1
b) $1: 2$
c)2:1
d) $1: 3$
7. In a 555IC based astable multivibrator circuit if resistors $(R A+2 R B)$ and capacitor $C$ are in the Ratio 1000:1, the frequency of oscillations is given by
a) 6.9 kHz
b) 1.44 MHz
c) 1.44 kHz
d) 0.69 kHz
8. The duty cycle of a square wave in terms of TON and TOFF is in the ratio
a) $\mathrm{TON}=2 \mathrm{TOFF}$
b) $\mathbf{T O N}=\mathbf{T O F F}$
c) $2 \mathrm{TON}=\mathrm{TOFF}$
d) $\mathrm{TON}=3 \mathrm{TOFF}$

## RESULT:

Thus the Astable multivibrator circuit using IC555 and Op-amp(LM 741) were constructed and verified its theoretical and practical time period

## 5. IC VOLTAGEREGULATOR

## Aim:

To obtain the voltage regulation of a 3-terminal fixed IC voltage regulator.

## Pre - Requisites:

The student should have completed the following study before doing this experiment

- Concepts of regulated powersupply
- Zener diode asregulator


## Pre - lab Questions:

1. The voltage regulator provides constant dc voltage against variations in
a) Ripple
b)load current
c) input voltage
d) all of theabove
2. In the series regulator the most important component I sthe
a) Resistor
b)capacitor
c) diode
d)transistor
3. The type of diode employed in voltage regulator circuit is usually
a) PNJunction diode
b) Zener diode
c)Tunnel Diode
d) PIN diode
4. When a series transistor is used in voltage regulator circuit, it is employed in
a) CE Configuration
b) CB Configuration
c)CC Configuration
d) any of the above configuration
5. The terminals of the transistor that are in series with the load (input-output)are
a) base-emitter
b)base-collector
c)collector-emitter
d) emitter-collector
6. A decrease in output voltage in the series voltage regulator leads to
a) Decrease in voltage across zener
b) Increase in voltage across base-emitter of transistor
c) Reduces transistor conduction
d) Comparator circuit being idle
7. An increase in output voltage is sensed by
a) Sampling circuit
b) comparator circuit
c) Transistor collector-emitter circuit d) zener diode

## Equipment required:

1) Ammeter $(0-100) \mathrm{mA}$
2) Voltmeter $(0-10) \mathrm{V}$
3) Capacitor $1 \mu \mathrm{~F}, 0.1 \mu \mathrm{~F}$
4) Voltage regulator 7808
5) Decade resistance box(DRB)
6) TRPS
7) Breadboard
8) Connectingwires.

## Theory:

- Voltage regulator is a circuit that maintains the output voltage of power supply constant against the variations of input voltage and changes of load current.
- Zener diode in reverse bias mode is employed as regulator.
- Zener voltage at breakdown region remains almost constant irrespective of the current through it.
- Transistor Q1 is a series pass element which functions as an emitter follower andQ2 functions as voltage comparator and dc amplifier.



## Circuit Diagram:

3-Terminal Fixed VoltageRegulator

$\mathrm{C} 1=1 \mu \mathrm{~F}, \mathrm{C} 2=0.1 \mu \mathrm{~F}$

## Tabular form:

Table1:

| S.No | Vin (Volts) | $\mathrm{V}_{\mathrm{NL}}$ (Volts) |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |

Table1:

| $\mathrm{R}_{\mathrm{L}(\Omega)}$ | I (mA) | V (Volts) | \% Regulation |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## Procedure:

1. Connections are made as per the circuit diagram.
2. By adjusting the Voltage across RPS to 12 V , the load terminals open circuited, the voltmeter reading is noted. This gives the no load voltage.
3. The load is varied from $10 \mathrm{~K} \Omega$ to $50 \Omega$ with the help of decade resistance box the corresponding voltmeter and ammeter reading are noted.
4. A graph is drawn between \% voltage regulation on $y$-axis and load resistance onx-axis.
$\%$ voltage Regulation $=\frac{V N L-V L}{V L} \times 100$

## Understanding:

- Output voltage is constant irrespective of change in supply voltage and load current.
- Series regulators are used in high current and high voltage circuits, whereas shunt regulators are used in low voltage and low current circuits.


## Model Graph:

\% Regulation


## Post - lab Questions:

1. The reference voltage required for the series regulator is provided by
a) Zener diode
b) comparator
c)Sampling circuit
d) transistor emitter
2. The feedback section of a series regulator consists of
a) Comparator
b) sampling circuit
c)Control circuit
d) all of the above
3. The current limiting in series voltage regulator is provided by using
a) Anadditional transistor
b) Op-Amp
c) voltage-divider resistor network
d) all of the above
4. The line and load regulation in series voltage regulator may be improved by using
a) An additional transistor
b) Op-Amp
c) an additional zener diode
d) all of the above
5. The additional features that could be incorporated in a series regulator include
a) Current limiting circuit
b) foldback current limiting
c) Overvoltage protection
d) all of the above
6. Assuming a Zener voltage of 12 V , if the applied input voltage to the series voltage regulator is 20 V , the voltage across collector-emitter of the transistor is
a) 8 V
b) 11.3 V
c) 7.3 V
d) 11 V

## RESULT:

Thus the voltage regulation of a 3-terminal fixed IC voltage regulator was verified

## 6. Operation of R-2R ladder DAC and flash type ADC

Aim:
To study the operation of
i) R-2R DAC
ii)Flash type ADC

## APPARATUS REOUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :---: | :---: | :---: |
| 1) | IC | $\mu A 741$ | $\mathbf{1}$ |
| $\mathbf{2 )}$ | Resistor | $\mathbf{1 K} \Omega, 2 \mathrm{~K} \Omega$ | $\mathbf{1}$ |
| 4) | Multimeter | - | $\mathbf{1}$ |
| $\mathbf{5 )}$ | RPS | Dual Channel(0-30) $\mathbf{V}$ | $\mathbf{1}$ |
| $\mathbf{6 )}$ | Connecting Wires |  |  |

## Pre Lab Questions:

1. The D-A (ladder network) converter requires
a) Resistor network only
b) Resistor network and active element only
c) Resistor network, active element and reference voltage
d) Active element and reference voltage only
2. The ratio of resistances in each section of the resistive network
is a) $1: 1$
b) $\mathbf{1 : 2}$
c) $2: 1$
d) $1: 10$
3. For a $n$-bit conversion, the number of resistor sections required are
a)n
b) 2 n
c) $n / 2$
d) $n^{2}$
4. A 10-bit DAC provides voltage resolution between
a) Vref/ $2^{\mathbf{1 0}}$
b) $\operatorname{Vrefx} 2^{10}$
c) $\operatorname{Vrefx}\left(2^{10}-1\right)$
d) $\operatorname{Vref} x 2^{(10-1)}$

## THEORY:

In weighted resistor type DAC, op-amp is used to produce a weighted sum of digital inputs where weights are produced to weights of bit positions of inputs. Each input is amplified by a factor equal to ratio of feed back resistance to input resistance to which it isconnected.

$$
V_{\text {OUT }}=-R_{F} / R\left(D_{3}+(1 / 2) D_{2}+(1 / 4) D_{1}+(1 / 8) D_{0}\right)
$$

The R-2R ladder type DAC uses resistor of only two values R and2R.The inputs to resistor network may be applied through digitally connected switches or from output pins of a counter. The analogue output will be maximum, when all inputs are of logic high.

$$
V=-R_{f} / R\left((1 / 2) D_{3}+(1 / 4) D_{2}+(1 / 8) D_{1}+(1 / 16) D_{0}\right)
$$

In a 3 input ADC , if the analog signal exceeds the reference signal, comparator turns on. If all comparators are off, analog input will be between 0 and $\mathrm{V} / 4$.If C 1 is high and C 2 is low input will be between $\mathrm{V} / 4$ and $\mathrm{V} / 2$.If C 1 andC2 are high and C 3 is low input will be between $3 \mathrm{~V} / 4$ and V .

## PROCEDURE:

1. Connect the circuit as shown in circuit diagram.
2. For various inputs, measure the outputs using multimeter.

## CIRCUIT DIAGRAM:

## a) R-2R Ladder DAC:


$\mathrm{R}=1 \mathrm{~K} \Omega$
Input and Output Table:

| S.No. | D2 | D1 | D0 | Vth | Vprac |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1$)$ | 0 | 0 | 0 | 0 | 0 |
| 2$)$ | 0 | 0 | 1 | 1.25 | 1.3 |
| 3$)$ | 0 | 1 | 0 | 2.5 | 2.7 |
| 4$)$ | 0 | 1 | 1 | 3.75 | 3.5 |
| 5$)$ | 1 | 0 | 0 | 5 | 4.9 |
| 6$)$ | 1 | 0 | 1 | 6.25 | 6.5 |
| 7$)$ | 1 | 1 | 0 | 7.5 | 7.2 |
| 8$)$ | 1 | 1 | 1 | 8.75 | 8.3 |

## 2 Bit Flash Type ADC



## Input and Output Table:

| Analog Input | Comparator Outputs |  |  | Digital output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Conditions | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{3}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ |
| $0 \leqslant \mathrm{~V}_{\text {in }} \leqslant \frac{\mathrm{V}}{4}$ | 0 | 0 | 0 | 0 | 0 |
| $\frac{\mathrm{~V}}{4} \leqslant \mathrm{~V}_{\text {in }} \leqslant \frac{2 \mathrm{~V}}{4}$ | 1 | 0 | 0 | 0 | 1 |
| $\frac{2 \mathrm{~V}}{4} \leqslant \mathrm{~V}_{\text {in }} \leqslant \frac{3 \mathrm{~V}}{4}$ | 1 | 1 | 0 | 1 | 0 |
| $\frac{3 \mathrm{~V}}{4} \leqslant \mathrm{~V}_{\text {in }} \leqslant \mathrm{V}$ | 1 | 1 | 1 | 1 | 1 |

## Post Lab Questions (Part A)

1. How many comparisons will be performed in an 8 bit successive approximation type ADC?

8 Comparisons
2. The basic step of 9 bit DAC is $\mathbf{1 0 . 3 \mathrm { mV }}$. If $\mathbf{0 0 0 0 0 0 0 0 0}$ represents $\mathbf{0 V}$. What output is produced if the input is 101101111 ?
7.38 mV .
3. State the applications of DAC and ADC.
a) Digital signal processing
b) Communication circuits
4. For R-2R ladder 4 bit type DAC find the output voltage if digital input is 1111. Assume $V R=10 \mathrm{~V}, \mathrm{R}=\mathbf{R f}=10 \mathrm{~K}$.
$\mathrm{Vo}=9.375 \mathrm{~V}$
5. Which is the fastest type of ADC?Why?

Successive approximation is the fastest type of ADC. It completes n-bit conversion in n clock periods.

## Post Lab Questions: (Part b)

1. If the reference voltage is 10 V in a 4-bit resistive network, the output voltage for digital input ' 1001 ' is
a) 5.625 V
b) 9 V
c) 5 V
d) 9.375 V
2. If the reference voltage is 10 V , the resolution of the 4 -bit D -A converter is
a) 1 V
b) 5 V
c) 0.625 V
d) 0.5 V
3. A 10 -bit DAC as above, uses 10 V reference, the output voltage would be approximately in steps of
a) 1024 mV
b) 10 mV
c) 100 mV
d) 1 V
4. In the binary ladder circuit, the number of resistors required for $n$-bit realization is
a) $n \mathrm{R}$
b) $2 n R$
c) $(2 n \mathrm{R})-1$
d) $(2 n R)+1$
5. The effective resistance, looking either backward or forward from any of the nodes in a binary ladder network is
a) R
b)2R
c) $R / 2$
d) $3 R$
6. If the input to a binary ladder circuit is ' 1000 ' and the reference voltage is ' $V$ ' volts, the output voltage is equalto
a) V
b) 2 V
c) $\mathrm{V} / 2$
d) 8 V
7. An additional circuit that is required at each input node is
a) Comparator
b)register
c)level amplifier
d) ANDgate

## RESULT:

The operation of R-2R ladder DAC and Flash type ADC was studied

## 8. Minimization and Realization of a given Function using Basic Gates(AND, OR, NOR, NAND,EXOR).

AIM:
(ii) To verify the truth tables of all logic gates.
(ii) To Realize the Given Function Using Basic Gates

F (w, x, y, z) $=\sum(0,1,2,3,4,5,6,9,10,11,12,13)$

## APPARATUS:

i) IC 74LS04 (NOTGate)
ii) IC 74LS08 ( two input ANDgate)
iii) IC 74LS32 (two input ORgate)
iv) IC 74LS86 (two input EX-ORgate)
v) IC 74LS00 (two input NANDgate)
vi) IC 74LS02 (two input NORgate)
vii) Digital IC TrainerKit
viii) Connecting Wires

Pre - lab Questions:

1. According to De Morgan's first Law, the complement of sum is equal to
a) ${ }^{\prime} 1$ '
b) product of complements
c) $0^{\prime}$
d) sum of complements
2. If three inputs $\mathrm{A}, \mathrm{B}$ and C are used, then according to De Morgan's Law, $(\mathrm{A}+\mathrm{B}+\mathrm{C})$ 'equals
a) $(\mathrm{A}+\mathrm{B})^{\prime}+\mathrm{C}^{\prime}$
b) $\mathrm{A}+(\mathrm{B}+\mathrm{C})^{\prime}$
c) $A^{\prime} B^{\prime} C$
d) $A^{\prime} \mathbf{B}^{\prime} \mathbf{C}^{\prime}$
3. When same inputs are applied to a 2 -input NOR gate, the output obtained is
a) 1
b) complement of input
c) 0
d) same as input
4. The NOT function is performed using--------regions of transistor operation.
a) Active and cutoff
b) active and saturation
c) Cutoff and saturation
d) saturation
5. In a AND gate constructed using diodes, the input is applied to the $\qquad$ while the output is taken at the junction of $\qquad$ .
a) anode, cathodes
b) cathode, anodes
c) either (a)or(b)
d) none of the above
6. The diode circuit in a OR-gate configuration
a) Requires separate power supply
b) Doesn't require power supply
c) Always has the diodes turned ON
d) Always has the diodes turned OFF

## NOT GATE:

## Symbol:



Truth table:

| Input A | Output Q |
| :---: | :---: |
| $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ |

## PINDIAGRAM:



| input gate 11 | $\square$ | 14 | $\begin{aligned} & +2 \text { to } 0+6 \mathrm{~V} \text { HC } \\ & +5 \mathrm{~V} \mathrm{LS} / \mathrm{HCT} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| output gate 1 |  | 13 | input gate 6 |
| input gate $2 \bigcirc$ |  | 12 | output gate 6 |
| output gate 24 | 7405 | 11 | input gate 5 |
| input gate 35 | 7414 | 10 | output gate 5 |
| output gate 36 |  | 9 | input gate 4 |
| OV 7 |  | 8 | output gate 4 |

NOT Gate using Transistor


AND GATE:
TRUTH TABLE:
SYMBOL:


| Input A | Input B | Output Q |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

PIN DIAGRAM:


OR GATE:
SYMBOL:
TRUTHTABLE:
A


| Input A | Input B | Output Q |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

PIN DIAGRAM:

OR Gates using Diodes


SYMBOL \&TRUTHTABLE:


## EXCLUSIVE -OR GATE:

TRUTH TABLE:
SYMBOL:


| Input <br> A | Input <br> B | Output <br> $\mathbf{Q}$ |
| :--- | ---: | ---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## PIN DIAGRAM:

| 11 |  | 14 |  |
| :---: | :---: | :---: | :---: |
| ut gate 1 | 7400 | 13 | input gate 4 |
| output gate 1 | 7403 | 12 |  |
| 4 |  | 11 | output gate 4 |
| e $2 \longdiv { 5 }$ | 74 | 10 | gate 3 |
| put gate $2 \times 6$ | 7486 | 9 | 3 |
| OV 7 |  | 8 | tput gate 3 |

## NOR GATE

## SYMBOL:

TRUTHTABLE

A


| Input A | Input B | Output Q |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

PIN DIAGRAM:

| output gate 1 | $7402$ | 14 | $\begin{aligned} & +2 \text { to }+6 \mathrm{~V} \text { HC } \\ & +5 \mathrm{~V} \mathrm{LS} / \mathrm{HCT} \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| input gate 12 |  | 13 | output gate 4 |
| input gate $1 \times 3$ |  | 12 | input gate 4 |
| output gate 24 | Note the unusual gate layout! | 11 | input gate 4 |
| input gate 25 |  | 10 | output gate 3 |
| input gate $2 \triangle$ |  | 9 | input gate 3 |
| OV 7 |  | 8 | input gate 3 |



## MINIMIZATION

| $\mathbf{A B} / \mathbf{C D}$ | $\mathbf{C}^{!} \mathbf{D}^{!}$ | $\mathbf{C}!\mathbf{D}$ | $\mathbf{C D}$ | $\mathbf{C D}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}^{!} \mathbf{B}^{!}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{A}!\mathbf{B}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{A B}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{A B}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

$$
\mathbf{Y}=\mathbf{C}^{\mathbf{I}} \mathbf{D}+\mathbf{C}^{\mathbf{I}} \mathbf{B}+\mathbf{B}^{\mathbf{I}} \mathbf{C}+\mathbf{A}^{\mathbf{I}}
$$

## D ${ }^{1}$ PROCEDURE:

1. The given function minimized using karnaugh maps.
2. Implement the logic diagram with truthtable
3. Verify the Boolean function experimentally basic gates.
4. The truth tables are to be verified.

## LOGIC CIRCUIT



Viva Questions:
. What is SOP?
The logical sum of the several product variables is called sum of product. It is basically an OR operation of AND operated variables.
$\mathrm{Y}=\mathrm{AB}+\mathrm{BC}+\mathrm{CA}$
2. What is POS?

The logical product of the several sum variables is called product of sum. It is basically an AND operation of OR operated variables.
$\mathrm{Y}=(\mathrm{A}+\mathrm{B})(\mathrm{B}+\mathrm{C})(\mathrm{C}+\mathrm{A})$
3. State De Morgan's theorem?

The first theorem states that the complement of a product/sum is equal to the sum/product of the complements.
4. What is Minterm?

Product term containing all the possible variables of the function in either complement or uncomplimentary form is called Minterm.
5. What is Maxterm?

Sum term containing all the possible variables of the function in either complement or uncomplement form is called Maxterm

## RESULT:

(i) The truth tables of six logic gates were verified
(ii) The given functions were realized using basic logic gates and the values of the truth table were verified.

## 9. Design and implementation of code converters using logic gates

## (i) BCD to excess-3 code

## Aim:

To construct the circuit of BCD to excess-3 code and Gray to Binary and study their working

## Pre-lab questions:

1) $B C D$ stands for
a. Binary code
b. Binary coded digit
c. Binary coded decimal
d. Binary coded display
2) Excess- 3 code of a given word is obtained by adding $\qquad$ to it
3bits
b. Equivalent ofdecimal3
c. '111'
d. ' 1 '
3) The maximum value of each BCD digitis
a. 9
b.F
c. C
d. A
4) Each digit of decimal number in BCD is represented using
a. 1 bit
b. 2bits
c. 4 bits
d. 8 bits
5) the main applications of BCD is in
a. Memorycircuits
b.Counters
c.calculators
d. Code

Components of the circuit and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :--- | :--- |
| NOT gate | 74LS04 / 74HCT04 | 1 | Combinational circuit element |
| 2 input AND gate | 74LS08 / 74HCT08 | 1 | Combinational circuit element |
| 2 input OR gate | $74 \mathrm{LS} 32 / 74 \mathrm{HCT} 32$ | 1 | Combinational circuit element |
| 2 input XOR gate | 74 LS 86 | 1 | Combinational circuit element |
| Digital IC trainer <br> kit |  | 1 | Construct the circuit in simple way |

## Theory:

- A Code converter is a circuit that makes the two systems compatible, when uses a different binary code.
- BCD to Excess 3 code requires four input variables and four output variables since each code requires four bits to represent a decimal digit.
- The conversion logic is expressed

$$
\begin{aligned}
& \mathrm{as}: \mathrm{E}_{0}=\mathrm{B}_{0}{ }^{\prime} \\
& \mathrm{E}_{1}=\mathrm{B}_{\mathrm{o}} \mathrm{~B}_{1}+\mathrm{B}_{\mathrm{o}} \mathrm{~B}_{1}, \\
& \mathrm{E}_{2}=\mathrm{B}_{2} \mathrm{XOR}\left(\mathrm{~B}_{1}+\mathrm{B}_{\mathrm{o}}\right) \\
& \mathrm{E}_{3}=\mathrm{B}_{3}+\mathrm{B}_{2}\left(\mathrm{~B}_{1}+\mathrm{B}_{\mathrm{o}}\right)
\end{aligned}
$$

## BCD to excess- 3 code conversion



## Procedure:

- Construct the circuit as shown in figure
- Select the switches A, B, C and D to provide input bit combinations.
- Observe the output LED for each input bit combinations and verify the truthtable.


## Truth Table:

| BCD code input |  |  |  | XS3 code output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B3 | B2 | B1 | BO | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

## Post-lab Questions:

1. To convert an excess- 3 word to BCD
a. ' 111 'is added
b. ' 011 'is added
c. ' 011 ' is subtracted
d. ' 111 ' is subtracted
2. The range of bits used for representing each BCD digit is
a. ' 0000 ' to ' 1111 '
b. ' 0000 ' to 1001 '
c. ' 0011 ' to 1001 '
d. ' 0011 ' to ' 1100 '
3. BCD is an example of
a. 8421 code
b. weighted code
c. Reflex code
d. non-reflex
4. The main advantage of BCD code is in
a. BCD additions
b.decimal subtractions
c. binary subtractions
d. binary addition
5. The range of binary patterns disallowed for BCD is
a. ‘ 0000 'to ‘ 0011
b. '1100'to ' 1111 '
c. both (a) and(b)
d. Only (b)

## (ii) Gray tobinary

Aim:
To construct the circuit of BCD to excess- 3 code and Gray to Binary and study their working

## Pre-lab questions:

1. A code that uses one bit variations between successive code is
a. binary
b.gray
c. BCD
d. Excess-3
2. The logic operations used for binary to gray code conversion is
a. AND
b.NAND
c.EX-OR
d.NOR
3. The logic operations used for gray to Binary code conversionis
a. AND
b.NAND
c.EX-OR
d. NOR
4. The main application of gray code isin
a. decoders
b.arithmetic circuits
c. encoders
d.Multiplexers
5. The gray code cannot be used in
a. decoders
b.arithmetic circuits
c.encoders
d. Multiplexers

Components of the circuit and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| 2 input XOR gate | 74LS86/74HCT86 | 1 | Logic element |
| Digital IC trainer kit |  | 1 | Construct the circuit in <br> simple way |

## Theory:

- A Code converter is a circuit that makes the two systems compatible, when uses a different binary code.
- In binary code, each decimal digit, 0 through 9 , is coded by a 4-bit binary number.
- Gray code is a non-weighted code. It is a cyclic code as successive code words differ in one bit position only.
- The conversion logic is expressed as:

$$
\begin{aligned}
& \mathbf{B}_{0}=\mathbf{G}_{\mathbf{0}} \oplus \mathbf{G}_{1} \oplus \mathbf{G}_{2} \oplus \mathbf{G}_{3} \\
& \mathbf{B}_{1}=\mathbf{G}_{1} \oplus \mathbf{G}_{2} \oplus \mathbf{G}_{3} \\
& \mathbf{B}_{2}=\mathbf{G}_{2} \oplus \mathbf{G}_{3} \\
& \mathbf{B}_{3}=\mathbf{G}_{3}
\end{aligned}
$$

## Procedure:

- Construct the circuit as shown in figure $\qquad$ using spice tool.
- Select the switches A, B, C and D to provide input bit combinations.
- Observe the output LED for each input bit combinations and verify the truthtable.

Truth Table:
4 bit Gray Code
ABCD
4 bit Binary Code
$B_{4} B_{3} B_{2} B_{1}$
0000
0001
0000
0011
0001
0010
0010
0110
0111
0101
0100
1100
1101
1111
1110
1010
1011
1001
1000

| 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

## Gray to binary conversion:



## Understanding:

- The most significant digit in binary number is same as the corresponding digit in gray code.
- Each binary is added to generate the gray code digit in the next adjacent position.
- Gray to binary code converter circuit is implemented and its truth table is verified.


## Post-lab Questions:

1. If $\mathrm{X}=$ ' 0100 ' the equivalent Gray code is
a. 0110
b. 1011
c. 1100
d. 0000
2. If $\mathrm{X}={ }^{\prime} 0011$ ' is in Gray code, the equivalent Binary code is
a. 0110
b. 1011
c. 1100
d. 0000
3. While converting from Binary to gray code or vice - versa, the MSB
a. Is always ' 1 '
b. isalways ${ }^{\prime} 0$ '
c. is same as LSB
d. does not change
4. The logical gate used for constructing binary to gray code converter circuit is
a. AND
b.NAND
c.EX-OR
d. NOR
5. The logical gate used for constructing gray to binary code converter circuit is
a. AND
b.NAND
c.EX-OR
d. NOR

## Result:

The conversion of BCD to Excess-3 and Gray Code to Binary is designed and verified using conversion table

## 10. Design of binary adder and Subtractor using IC's

## Aim:

To design an adder and subtractor circuit to perform the following Arithmetic Operations.
i) $\quad \mathrm{D}+7$
iii) $9 \mathrm{E}+\mathrm{FC}$
ii) F-C
iv) $3 \mathrm{C}-1 \mathrm{E}$

## Pre - lab Questions:

1) In a 4-bit adder, the LSB stage is always
a) fulladder
b)Ex-or
c)half-adder
d) ANDgate
2) In a 4-bit adder, the final carry output is obtained
a) AtMSB
b) atLSB
c) at each stage
d) none of the above
3) In a 4-bit adder, if the input operands are of 4-bits each, the composite output is
a) 4-bits
b)5-bits
c) 8 -bits
d) 9-bits
4) One of the following statement is false:
a) Full adder has three outputs
b) half-adder has two outputs
c) Full adder has three inputs
d) half-adder has two outputs

## APPARATUS:

1) 2 Input Ex-Or Gates (74LS86) - 2 NO 'S
2) 4 Bit Binary Adder(74LS83)-2NO'S
3) Digital IC TrainerKit
4) Logic Probes and Connecting Wires

Theory:

- Two binary words each of $n$-bits can be added using a binary adder.
- Two Binary adders is a cascade of $n$ full-adder stages each of which handles three bits (except LSB stage).
- The adder IC could be configured to implement subtraction also.


## PIN DIAGRAM OF 74LS83

| 10 |  |  | 9 |
| :---: | :---: | :---: | :---: |
| 8 | A1 |  | 6 |
| 3 | A2 | S2 | 2 |
| 1 | ${ }^{\text {A }} 41$ | S3 | 15 |
| 11 |  |  |  |
| 7 | B1 |  |  |
| 4 | B2 |  |  |
| 16 | B3 |  |  |
|  | B4 |  |  |
| $\square \quad 13$ | C0 | C4 | 14 |

LOGIC CIRCUIT for 4-BIT RIPPLE CARRY ADDER SUBTRACTOR


## LOGIC CIRCUIT FOR 8-BIT RIPPLE CARRYADDER

 SUBTRACTOR

## PROCEDURE:

## 4 BIT BINARY ADDER-SUBTRACTOR

1) Set the circuit of 7483 IC for addition (D+7) and 2 's complement subtraction(F-C).
2) For addition operation the ' $m$ ' input is set ' 0 ' and the inputs $D$ and 7 bits are set as a and b carry input ' $\mathrm{c}_{\text {in }}$ ' is set ' 0 '.
3) The result obtained is the sum of D and 7.
4) For subtraction operation the ' $m$ ' input is set ' 1 ' and the inputs $F$ and $C$ are fed as a and b the carry input ' $\mathrm{c}_{\mathrm{in}}$ ' is set as ' 1 '.
5) The result is the 2's complement subtraction F-C.

## 8 BIT ADDERS AND SUBTRACTOR

1) Set the cascade circuit of two 4 bit Binary Adder (2no's Of 7483 ICs) as shown.
2) For addition operation the ' $m$ '_input is set ' 0 ' and the inputs 9 e and Fc bits are set as a and b carry input ' $\mathrm{c}_{\text {in }}$ ' is set ' 0 '.
3) The result obtained is the sum of 9 e and Fc.
4) For subtraction operation the ' $m$ ' input is set ' 1 ' and the inputs $3 c$ and $1 e$ are fed as a and $b$ the carry input ' $\mathrm{c}_{\text {in }}$ ' is set as ' 1 '.
5) The result is the 2 's complement subtraction $3 \mathrm{c}-1 \mathrm{e}$


## Understanding:

- 8-bit binary adder can be realized by cascading two 4-bitadders.


## Post - lab Questions:

1) The adder circuit could be modified to realize subtraction by
a) using an array of OR gates

## b) using an array of ex-orgates

c) complementing both the operands
d) converting one operand into 1 's complement and the other into 2 'scomplement
2) To realize binary subtraction with adder circuit, the number system or arithmetic used is
a) 1'scomplement
b) $B C D$
c) 2'scomplement
d)excess-3
3) The binary adder could be modified to implement BCD subtraction if
a) 1's complement is used
b) NOR gates instead of ex-or gates used for inverting each input bit
c) 9's complement is used
d) none of the above

## Result:

The given function was realized using 4-bit binary adder (74LS83) and values of the truth table was also verified

# 11. Design and implementation of Multiplexer and De-multiplexer using logic gates. 

## (i)Multiplexer

Aim:
To construct the circuit of multiplexer and to study their working

## Pre - lab Questions:

a. Multiplexer has $n$ inputs and
a) One output
b) $2 n$ output
c) $n$ output
d) $2^{n}$ outputs
b. Multiplexer is also called
a) Multiplier
b) Data selector
c)Data adder
d) Encoder
c. The output is determined by
a) Select input
b) Highest input(MSB)
c) Lowest input(LSB)
d) All inputs
d. If ' $n$ ' is the number of select bits, the number of possible inputs are
a) $n$ !
b) $\log n$
c) $2^{n}$
d) $n^{2}$
e. A multiplexer has ' $m$ ' select bits, the number of outputs are
a) 0
b) 1
c) $2^{n}$
d) $\log m$

Components required and their purpose

| Component | Specification | Quantity | Purpose |
| :--- | :---: | :---: | :--- |
| NOT gate | 74LS04 / 74HCT04 | 1 | Combinational circuit element |
| 3-input AND gate | 74LS11 / 74HCT11 | 1 | Combinational circuit element |
| 2-input OR gate | 74LS32 / 74HCT32 | 1 | Combinational circuit element |
| Digital IC trainer kit |  | 1 | Construct the circuit in simple way |

## Theory:

- Multiplexer has many inputs and only one output.
- The selection of a particular input line is controlled by selectlines.
- Four inputs require 2 select lines ( $n=4, x=\log _{2} n=2$ selectlines).
- 4: 1 or 8: 1 or 16: 1 multiplexers are available as standard ICs.


## Procedure:

1. Construct the circuit as shown in figure
2. Select the switches $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D to provide input bit combinations.
3. Select the switches X and Y to provide 'select'signals
4. Observe the output LED for each select input combination and verify the truthtable.

## Logic Diagram:



Truth Table:

| Select lines |  |  | Inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT | Data line sent to output |  |  |  |  |  |  |
| $\mathbf{S}_{1}$ | $\mathbf{S}_{2}$ | $\mathbf{I o}_{0}$ | $\mathbf{I}_{1}$ | $\mathbf{I}_{2}$ | $\mathbf{I}_{3}$ |  |  |
| 0 | 0 | 1 | X | X | X | 1 | $\mathbf{I o}_{0}$ |
| 0 | 1 | X | 1 | X | X | 1 | $\mathbf{I}_{1}$ |
| 1 | 0 | X | X | 1 | X | 1 | $\mathbf{I}_{2}$ |
| 1 | 1 | X | X | X | 1 | 1 | $\mathbf{I}_{3}$ |

## Understanding:

- Multiplexer has many inputs but always only one output.
- Data from only one of the available inputs is transferred to output at any given time.
- The input that is transferred to the output depends on the selection.


## Post - lab Questions:

1. A multiplexer with 4 select bits can support upto
a) 4 inputs
b) 16inputs
c)One input
d) Any number of inputs
2. If there are 32 input bits the number of select bits requested are
a)5
b) 16
c) 64
d) 32
3. To cascade multiplexers the control signal usedis
a) Select
b) Strobe
c)Output
d) Any one ofinputs
4. How many $2: 1$ multiplexers are required to realize $3: 1$ multiplexers?
a) One
b) Two
c)Three
d)Five

## (ii) DeMultiplexer

Aim:
To construct the circuit of Demultiplexer and to study their working
Pre - lab Questions:
f. Demultiplexer is dual of
a) Decoder
b)Full-adder
c)Multiplexer
d) Half-adder
g. Demultiplexer is also called
a) Full-adder
b)Distributor
c) Tri-state buffer
d) Converter
h. The number of output line(s) of a demultiplexer is/are
a) One
b)Two
c)Many
d) Equal to input lines
i. The number of input to a demultiplexer is/are
a) ONE
b)Two
c)Many
d) Always at' $Z$ '
j. Demultiplexer is an example of
a) Sequential logic
b) Memory circuit
c)Combinational logic
d) Data selector

Components Required:

| Component | Specification | Quantity | Purpose |
| :--- | :---: | :--- | :--- |
| NOT gate | 74LS04 / 74HCT04 | 1 | Combinational circuit element |
| 3-input AND gate | 74LS11 / 74HCT11 | 1 | Combinational circuit element |
| Digital IC trainer kit |  | 1 | Construct the circuit in simple way |

## Theory:

- Demutiplexer has one input and many outputs.
- The selection of the particular output line is controlled by a set of control inputs called selectlines.
- For 1: $n$ demultiplexer, the number of select lines required is $S=\log 2 n$ orN $=2^{S}$.
- Four outputs require 2 select lines ( $n=4, S=\log _{2} n=2$ selectlines $)$.


## Procedure:

1. Construct the circuit as shown infigure
2. Select the switches A and B to provide input bit combinations.
3. Observe the output LEDs for each select input combinations and verify the truthtable.

## Logic Diagram:



## Understanding:

- Demultiplexer has one input but many outputs.
- The selection of the particular output line is controlled by selectlines.
- Data input is transferred to only one of the outputs.
- The output that is transferred from the input depends on selectlines.


## Truth Table:

$$
\text { Data input }={ }^{\prime} 1^{\prime}
$$

| Select input |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{Y o}_{\mathbf{o}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{3}}$ |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

## Post - lab Questions:

1. If ' $n$ ' is the number of outputs, the select lines required is/are
a) One
b) $n$
c) $\log _{2} n$
d) $2^{n}$
2. If ' $n$ ' is the number of inputs the select lines required is/are
a) One
b) Does not depend on inputs
c) $n$
d) $\log n$
3. The select bits to a de-multiplexer are 5, the number of possible output(s)is/are
a) 5
b) 1
c) 32
d) 16
4. If the number of select bits are 4 the number of input line(s)is/are
a) 4
b) 2
c) 16
d) 1
5. The demultiplexer can also be used as
a) Adder
b)Decoder
c)Subtractor
d) Buffer

## RESULT:

Multiplexer and demultiplexer circuits were constructed and their operations were verified

## 12. Implementation and Testing of RS Latch and Flip-flops - D, JK andT.

Aim:
To verify the truth table of various flip-flops using logic gates
i) R-SFlip-Flop
iii) J-KFlip-Flop
ii) D-Flip-Flop
iv)T-Flip-Flop

## i) R-S Flip-Flop

## Pre-lab Test:

1. The number of input(s) and output(s) respectively in a RS flip-flop is(are)
a) One, one
b) one,two
c) two,one
d) two,two
2. The condition that needs to be avoided in a RS flip-flopis
a) $R=0, S=0$
b) $R=0, S=1$
c) $R=1, S=0$
d) $R=1, S=1$
3. When $R=1$ and $S=1$, the outputs
a) Toggle
b) become ' 1 '
c) Become ' 0 '
d) do not change
4. The input combination required to set the output $\mathrm{Q}=1$ is
a) $R=1, S=1$
b) $\mathrm{R}=\mathbf{1 , S}=\mathbf{0}$
c) $\mathrm{R}=0, \mathrm{~S}=1$
d) $R=0, S=0$

Components of the circuit and their purpose

| Component | Specification | Quantity | Purpose |
| :---: | :--- | :---: | :--- |
| 2 input NAND gate | $74 \mathrm{LS} 00 /$ <br> 74 HCT 00 | 1 | Circuit element |
| Digital IC trainer kit |  | 1 | Construct the circuit in simple <br> way |

## Theory:

- The RS flip-flop is an asynchronous sequential data storage circuit.
- It is formed by cross-coupling of two NAND/NOR gates.
- The cross-coupled connection from the output of one gate to the input of the other gate constitutes a feedback path.
- It has two outputs Q and Q ' and two inputs, $\operatorname{set}(S)$ and $\operatorname{reset}(R)$.
- The circuit is also called a direct-coupled RS flip-flop.


## Procedure:

1. Construct the circuit as shown in figure
2. Select the switches S and R to provide input bitombinations.
3. Observe the LED output for each input bit combinations and verify the truthtable.

## Logic diagram of Clocked SR-FF:



Truth Table:

| INPUTS |  |  | OUTPU <br> T | STATE |
| :---: | :---: | :---: | :---: | :---: |
| CLK | S | R | Q |  |
| X | 0 | 0 | No <br> Change | Previous |
| $\boldsymbol{4}$ | 0 | 1 | 0 | Reset |
| $\boldsymbol{4}$ | 1 | 0 | 1 | Set |
| $\boldsymbol{4}$ | 1 | 1 | - | Forbidde <br> n |

## Understanding:

- When $\mathrm{S}=\mathrm{R}=0$, the NAND gates are disabled resulting in high output.
- When both $\mathrm{S}=\mathrm{R}=1$, the NAND gates are enabled and leaves the output in previous condition (hold).
- When $S=0, R=1$, the flip-flop is in set condition.
- When $\mathrm{S}=1, \mathrm{R}=0$, the flip-flop is in reset condition.
- RS flip-flop can also be constructed neither using NOR gates.
- RS flip-flop is an asynchronous circuit.
- It is made synchronous by adding a clock input.


## Post Lab Questions:

1. The main drawback of the RS flip-flop is
a) Needs two NAND gates
b) needs feedback
c) Operates with a single clock
d) race condition
2. The additional input that is used to avoid 'race' condition is
a) Clear
b) pre-set
c)clock
d) strobe
3. The use of clock in RS flip-flop requires
a) One AND gate at each input
b) two cross coupled AND gates
c) Additional stage of NAND gates
d) one NAND gate at each input

## (ii)D- Flip-Flop

## Pre-lab Test:

1. D flip-flop is equivalent to
a)RS latch
b) clocked RS latch
c) cross-coupled NAND gate
d) cross coupled NORgate
2. The number of inputs to a D flip-flop is(are)
a)One
b) two
c) three
d) four
3. The two outputs of a D flip-flop are
a) Same
b)complementary
c)always1
d) always 0

Components of the circuit and their purpose

| Component | Specification | Quantit <br> $\mathbf{y}$ | Purpose |
| :--- | :--- | ---: | :--- |
| 2 input NAND gate | 74LS00 | 1 | Circuit element |
| 2 input NOT gate | 74LS04 | 1 | Circuit element |
| Digital IC trainer kit |  | 1 | Construct the circuit in <br> simple way |
| NOT gate | 74LS04 | 1 | Circuit element |

## Theory:

- D flip-flop is a modified clocked RS flip-flop.
- It is formed from the clocked RS flip-flop by the addition of an inverter in the R input.
- The added inverter reduces the number of inputs from two to one.
- This flip-flop is also called a gated D-latch.


## Procedure:

1. Construct the circuit as shown in figure using spice tool.
2. Select the switches D and C to provide input bit combinations.
3.Observe the LED output for each input bit combinations and verify the truthtable.

## D-Flipflop



## Understanding:

- The D input is sampled during the occurrence of a clock pulse.
- The pulse of ' 0 ', switches the flip-flop to the clear state.
- . D flip-flop (data flip-flop) has the ability to transfer 'data' into the succeeding flip-flop.
- D flip-flop can be constructed using J-K flip-flop.


## Truth Table:

| CLOCK | D | Qn+1 |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | Qn= (No change |
| $\mathbf{0}$ | $\mathbf{1}$ | Qn= (No change |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | $\mathbf{1}$ | $\mathbf{1}$ |

## Post Lab Questions:

1. The main application of D flip-flop circuit is in
a)Address
b)shift registers
c)multiplexers
d) counters
2. In a D flip-flop, constructed using JKflip-flop
a) J and K are given same inputs
b) $J$ and $K$ have complementary inputs
c) J should be ' 1 ' and K should be 'don'tcare'
d) $J=$ ' 0 ' and $K={ }^{\prime} X$ '

## iii) J-KFlip-Flop

Pre - lab Questions:

1. The JK flip-flop is also called as
a) RS flip-flop
b) D flip-flop
c) Gated RS flip-flop
d) gated T flip-flop
2. In a JK flip-flop, when $\mathrm{J}=1$, the other input ' K 'should be $\qquad$ for the output to be ' 1 '.
a) ' 0 '
b) ' 1 '
c) ' $X$ '
d) ' $Z$ '
3. When both the inputs J and K are equal, the output
a) becomes ${ }^{\prime} 1$,
b) becomes ' 0 '
c) changes depending upon whether the input is a ' 1 ' or' 0 ',
d) remains in the previous state
4. The asynchronous inputs in a JK flip-flop are
a) J and K only
b) clock and clear
c) J, K and clock
d) preset and clear
5. In a JK flip-flop, if both inputs J and K are ' 0 ', the output' Q '
a) becomes' 1 '
b) becomes ' 0 '
c) Toggles
d) remains in the previous state

Components of the circuit and their purpose:

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| 3 input NAND gate | 74LS10 | 1 | Circuit element |
| Digital IC trainer kit |  | 1 | Construct the circuit in <br> simple way |
| 2 input NAND gate | 74 LS 00 | 1 | Circuit element |

## Theory:

- JK flip-flop performs three operations: set to ' 1 ', reset to ' 0 ' or complement its output.
- The J input sets the flip-flop to ' 1 ', the K input resets it to ' 0 ' and when both inputs are enabled, the output is complemented.


## Procedure:

1. Construct the circuit as shown in figure.
2. Select the switches $\mathbf{J}$ and K to provide input bit combinations.
3. Observe the output LED for each input bit combinations and verify the truthtable.

## Circuit diagram:



Truth Table:

| CLOCK | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q n + 1}$ | $(\mathbf{Q n + 1})^{\mathbf{I}}$ | Condition |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{Q n}$ | $\mathbf{Q n}^{\mathbf{I}}$ | No change |
| 1 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{Q n}$ | $\mathbf{Q n}^{\mathbf{I}}$ | No change |
| 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | Reset |
| 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Set |
| 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{Q n}^{\mathbf{I}}$ | $\mathbf{Q n}$ | Toggle |

## Understanding:

- When $\mathrm{J}=0$ and $\mathrm{K}=1$, the next clock resets the output to ' 0 '.
- When both $\mathrm{J}=\mathrm{K}=1$, the next clock complements the output.
- When $\mathrm{J}=\mathrm{K}=0$, the next clock leaves the output unchanged.
- When J and K inputs are tied together, JK flip-flop forms a T flip-flop.
- When J and $\mathrm{K}=\mathrm{J}$ ', JK flip-flop becomes D flip-flop.
- In master-slave JK flip-flop, the output will be activated during the clock edge instead of clock level as in case of JK flip-flop.
- Most of JK flip-flop ICs incorporate JK master-slave configuration only.


## Post - lab Questions:

1. In the JK-FF, when a ' 0 ' is applied to the pre-set input, the Q ' output, is
a) ${ }^{6} \mathbf{0}^{\prime}$
b) ' 1 '
c) Cannot be determined unless J input is specified
d) Cannot be determined unless K input is specified.
2. Both pre-set and clear are called
a)Control inputs
b) enable inputs
c)Asynchronous inputs
d) synchronous inputs
3. Given $\mathrm{J}=\mathrm{K}={ }^{‘} 1$ '. When ' 1 ' is applied to the clear input, the output Q ,
a) is set to ' 1 '
b) toggles
c) is seto ' 0 '
d) remains in the previous state
4. The symbol ' $\uparrow$ ' in a JK M-S flip-flop indicates that
a) clock is true
b) clock changes from ' 0 ' to' 1 '
c) Clock is false
d) clock changes from ' 1 ' to ' 0 '
5. The symbols ' $\uparrow$ ' and ' $\downarrow$ ' indicate that the JK-FF is
a)Edge triggered
b) level triggered
c) Does not depend on clock
d) the outputs do not depend on clock

## iv) T-Flip-Flop

## Pre-lab Test:

1. A T flip-flop is constructed using
a)RS flip-flop
b)RS latch
c) D latch
d) JK flip-flop
2. In T flip-flop, to cause an output to change, input is
a)Always ' 0 '
b) always ' 1 '
c)Complementary
d) independent of clock
3. The main application of T flip-flop is in
a)Counters
b)shift registers
c)adder
d) multiplexer
4. The clock input in a T flip-flop should always be $\qquad$ to cause a change in the output
a)true
b)raising
c)falling
d) either (b) or (c)

Components of the circuit and their purpose

| Component | Specification | Quantity | Purpose |
| :--- | :--- | :---: | :--- |
| 2 input NOR gate | $74 \mathrm{LS} 02 /$ <br> 74 HCT 02 | 1 | Circuit element |
| 3 input AND gate | $74 \mathrm{LS} 11 /$ <br> 74 HCT 11 | 1 | Circuit element |
| Digital IC trainer |  | 1 | Construct the circuit in <br> simple way |

## Theory:

- The T flip-flop is a single input version of the JK flip-flop.
- It is obtained from a JK type if both inputs are tied together.
- T stands for toggling of the state at the output.
- When T is held high, the flip-flop divides the clock frequency by two.
- This "divide-by" feature has application in various types of digital counters.


## Procedure:

1. Construct the circuit as shown in figure
2. Select the switches T and C to provide input bit combinations.
3. Observe the output LED for each input bit combinations and verify the truth table.

## T-Flip flop:



Truth Table:

| clock | $\mathbf{T}$ | Qn+1 | $(\mathbf{Q n + 1})^{\mathbf{I}}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{X}$ | no change | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## Understanding:

- The output of the T flip-flop "toggles" with each clock pulse when $\mathrm{T}=$ ' 1 '.
- A T flip-flop can also be realized using an RS flip-flop and D flip-flop.


## Post Lab Questions:

1. One of the following statements is false in a T flip-flop
a) There are two inputs and two outputs
c) One of the outputs is fed back to $J$ input
b) the T flip-flop is always edge triggered
d) J and K inputs are tied together
2. To convert a T flip-flop into a D flip-flop, the following change needs to be made
a) Same inputs applied separately to J and K b) The clock level should always be ' 1 '
c) Complementary inputs applied to $\mathbf{J}$ and $\mathbf{K} \quad$ d) The clock level should always be ' 0 ,
3. When T flip-flops are cascaded,
a) Outputs of a previous stage are connected to J and K inputs of next stage respectively
b) The Q output is connected to K input of next stage
c) The Q' output is connected to J input of next stage
d) The $Q$ output connected to clock input of next stage RESULT:

Thus the truth table of various flip-flops like i) R-S Flip-Flop ii) D-Flip-Flop iii) J-K Flip-Flop iv) T-Flip-Flop were verified using logic gates

## 13. Design of synchronous counter

## Aim:

To Design A Mod 6 Synchronous Counter Using J-K Flip-flops.

## Pre-lab Test:

1. The main advantage of synchronous counters is (are)that
a) It minimizes the effect of glitches
b) it uses fewer number of flip-flop stages
c) Requires a single power supply
d) none of the above
2. The clock in a n-bit synchronous counter is applied
a) At the MSB stage
b) at the LSB stage
c) At each stage in parallel
d) at ( $\mathrm{n}-1$ )th stage
3. A modulo-5 counter has stages from (in binary)
a) ${ }^{\mathbf{~} 000}{ }^{\prime}$ to ${ }^{\mathbf{~}} \mathbf{1 0 0}{ }^{\prime}$
b) ' 001 ' to ' 101 '
c) ' 000 'to ' 101 '
d) ' 001 ' to ' 100 '
4. One of the following is not a counter.
a)Modulo
b) ripple
c)ring
d) mealy
5. The main requirement of a ring counter is that
a) The clock is applied to the LSB stage
b) The clock is applied to the MSB stage
c) All the flip-flops are reset at start
d) All the flip-flops are set at start

## APPARATUS:

1. J-K Flip-Flop (74LS73) -2
2. 2-Input Quad AND Gate (74LS08) - 1
3. Digital IC TrainerKit
4. Logic Probes and Connecting Wires

## Excitation Table for J - K Flip-Flop:

| $\mathbf{Q}_{\mathbf{n}}$ | $\mathbf{Q}_{\mathbf{n}+\mathbf{1}}$ | $\mathbf{J}$ | $\mathbf{K}$ |
| :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ |


| Present state |  |  | Next state |  |  |  | Excitation Values |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| QC | QB | QA | QC | QB | QA | JC | KC | JB | KB | JA | KA |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | X | X | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | X | 0 | 1 | X |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | 1 | X | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | X | O | 0 | X | 1 | X |
| 1 | 0 | 1 | 0 | 0 | 0 | X | 1 | 0 | X | X | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | X | X | X |
| 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | X |

## Minimization:

| $\mathbf{Q}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$ | $\bar{Q}_{B} \bar{Q}_{A}$ | $\bar{Q}_{B} Q_{A}$ | $Q_{B} Q_{A}$ | $Q_{B} \bar{Q}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Q C}_{\mathbf{C}}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{1}$ |  |
| $\mathbf{Q c}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |  |
| $\mathbf{J}_{\mathbf{A}}=\mathbf{1}$ |  |  |  |  |  |


| $\mathbf{Q}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$ | $\bar{Q}_{B} \bar{Q}_{A}$ | $\bar{Q}_{B} Q_{A}$ | $Q_{B} Q_{A}$ | $Q_{B} \bar{Q}$ |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ |
| $\mathbf{Q} \mathbf{c}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| $\mathbf{K}_{\mathbf{A}}=\mathbf{1}$ |  |  |  |  |


| $\mathbf{Q}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$ | $\bar{Q}_{B} \bar{Q}_{A}$ | $\bar{Q}_{B} Q_{A}$ | $Q_{B} Q_{A}$ | $Q_{B} \bar{Q}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Q}_{\mathbf{c}}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ |  |
| $\mathbf{Q c}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ |  |
| $\mathbf{J B}^{\mathbf{c}}=\bar{Q}_{c} Q_{A}$ |  |  |  |  |  |


| $\mathbf{Q B}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$ | $\bar{Q}_{B} \bar{Q}_{A}$ | $\bar{Q}_{B} Q_{A}$ | $Q_{B} Q_{A}$ | $Q_{B} \bar{Q}$ |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{Q} \mathbf{C}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{Q c}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

$$
\mathbf{K}_{\mathbf{B}}=Q_{A}
$$

| QBQA | $\overline{Q_{B}} \bar{Q}_{A}$ | $\overline{Q_{B} Q_{A}}$ | $Q_{B} Q_{A}$ | $Q_{B} \overline{Q A}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| QC | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{Q c}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ | $\mathbf{x}$ |  |
| $\mathbf{J C}=Q_{A} Q_{B}$ |  |  |  |  |  |


| $\mathbf{Q B}_{\mathbf{B}} \mathbf{Q}_{\mathbf{A}}$ | $\bar{Q}_{B} \bar{Q}_{A}$ | $\bar{Q}_{B} Q_{A}$ | $Q_{B} Q_{A}$ | $Q_{B} \bar{Q}$ |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{Q} \mathbf{C}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| $\mathbf{Q c}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ |

$\mathbf{K}_{\mathbf{c}}=Q_{\text {A }}$

| CLK PULSE | Qc | Qb | Qa |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## CIRCUIT DIAGRAM:



## Theory:

- In synchronous counters, the clock input is connected to all of the flip-flops so that they are clocked simultaneously.
- It is also referred as parallel counters as all the flip-flops are triggered in parallel by clock pulse.
- The total response time of the synchronous counter is less compared to asynchronous counter


## Pin diagram:



## Understanding:

- In parallel counters, all of the flip-flops will change states simultaneously.
- The propagation delays of the flip-flops do not add together to produce the overall delay.


## Post Lab Questions:

1. In a synchronous counter, which of the following statement is false?
a) The 'preset' and 'clear' inputs are asynchronous
b) The 'preset' and 'clear' inputs are connected to Vcc for normal operation
c) The decoding gates in between any two stages are similar
d) The clock is applied simultaneously to all stages
2. The decoding gates used in between any two stages are required to
a) Transfer $Q$ output to next stage
b) Transfer Q' output to next stage
c) Maintain clock synchronization
d) Reset the flip-flop upon reaching the desired count
3. In a modulo-10 down counter, the initial state of count is
a) ' 0000 '
b) ${ }^{6} 1001$,
c) ' 1111 '
d) ' 1010 '
4. An up/down counter is set or reset to a pre-determined state with the use of
a). Preset'only
b) 'clear'only
c) Either 'preset' or 'clear' inputs as required
d) clock signal
5. When the preset inputs of all flip-flops in a 5-bit counter are momentarily connected to 'GND', the state of counter is
a) ${ }^{〔} 00000$ ’
b) ${ }^{\prime} 11111$ '
c) ' $10000^{\prime}$
d) ' 00001 '

## Result:

The operation of Mod 6 Synchronous Counter was verified Using J-K Flip-flops

## 14. Design of asynchronous counter

## Aim:

To design a 4 - bit ripple counter, and to display their logic states.
Pre - lab Questions:

1. In an asynchronous counter, each of the successive flip-flop is triggered by
a) Applying a ' 1 ' at' $J$ ' input
b) applying a ' 0 ' at ' $k$ 'input
c) Pulling 'clear' input of each flip-flop 'high'
d) the previous flip-flop
2. A 4-bitcounterrequires $\qquad$ flip-flop
a)2
b) 4
c) 3
d) 5
3. 3. In a 4-bit counter, the maximum count obtained is (in binary)
a) ${ }^{\text {' }} 1001$ '
b) ' 1100 '
c) ${ }^{\prime} 1111$ '
d) ' 0111 '
1. The main drawback of the asynchronous counter isthe
a) Need a flip-flop for each stage
b) delay
c) Requirement of additional power supply
d) the need for a common clock
2. The limitation of asynchronous counter could be overcome by using
a) Parallel configuration
b) serial-parallel configuration
c) Additional flip-flop stages
d) additional power supply

## APPARATUS:

1) Dual J-K FLIP-FLOPS (7473) -2NOS
2) Quad 2-Input NAND Gate $7400-1$
3) Digital IC TrainerKit
4) Logic Probes and Connecting Wires

## PIN DIAGRAM:

7490(0-9) Ripple counter
7493(0-15) Ripple counter


4 BIT RIPPLE SYNCHRONOUS COUNTER

TRUTH TABLE

|  |  |  |  |  |
| :---: | ---: | ---: | ---: | ---: |
| CLK PULSE | Q4 | Q3 | Q2 $^{2}$ | Q1 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{4}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{6}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{7}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{9}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1 1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 2}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1 3}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 4}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1 5}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

PIN DIAGRAM:

| clockB | 1 | 1 |  |  | 14 |
| ---: | :--- | :--- | :--- | :--- | :--- |

## PROCEDURE:

1. Circuits are connected as shown in figure.
2. By applying the clock the waveforms of $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}$ And $\mathrm{Q}_{3}$ are observed In C.R.O

## PRECAUTIONS:

Avoid loose and wrong connections.
Handle the equipment carefully.

## Post - lab Questions:

1. The IC that is required to construct counter is
a) Latch
b)flip-flop
c)multiplexer
d) decoder
2. If the JK flip-flop is used in the construction of counter, the JK is configured as
a) D flip-flop
b) JK master-slave
c) T flip-flop
d) JK flip-flop itself but with $\mathrm{J}=\mathrm{K}=0$
3. In a modulo-9 up-counter, once the last count sequence is reached, the next count sequence is
a) ' 1001 '
b) ' 1010 ’
c) ' 1111 '
d) ${ }^{\mathbf{6}} \mathbf{0 0 0 0}{ }^{\prime}$
4. To construct a modulo-n up counter, the Q output of one stage is
a) connected to the ' $J$ ' input of the next stage
b) connected to the ' K ' input of next stage
c) connected to the 'clock' input of the next stage
d) left unconnected
5. To convert an up-counter to a down-counter,
a) the Q output is connected to ' K ' input of next stage
b) the $Q^{\prime}$ output is connected to the clock input of next stage
c) the Q' output is connected to the J input of next stage
d) the Q output is connected to the clock input of next stage

## Result:

The operation of 4 bit ripple counter was verified using J- K FLIP-FLOPS

## Experiments beyond the Syllabus (Mini Projects)

EXP 1: https://circuitdigest.com/555-timer-circuits(Using 555 timer)
EXP2:https://circuitdigest.com/op-amp-circuits (Using op-amp)
EXP 3: http://www.circuitstoday.com/7-segment-counter-circuit(Using analog and Digital IC's)

